

## Description

The Atmel® | SMART SAM E70 devices are members of a family of Flash microcontrollers based on the high-performance 32-bit ARM® Cortex®-M7 processor with Floating Point Unit (FPU). These devices operate at up to 300 MHz and feature up to 2048 Kbytes of Flash and up to 384 Kbytes of multi-port SRAM. The on-chip SRAM can be configured as Tightly Coupled Memory (TCM) or system memory. A multi-port access to the SRAM guarantees a minimum access latency. The peripheral set includes an Ethernet MAC supporting IEEE1588, 802.1Qbb, 802.3az, 802.1AS and 802.1Qav, a high-speed USB Device port and a high-speed USB Host port sharing an embedded transceiver, an Image Sensor Interface, a high-speed MCI for SDIO/SD/MMC, an External Bus Interface featuring an SDRAM Controller, and a Static Memory Controller providing connection to SRAM, PSRAM, NOR Flash, LCD module and NAND Flash. Additional peripherals include three USARTs, five UARTs, three TWIs, one Quad I/O SPI, two SPIs, one SSC, as well as two enhanced PWMs, twelve general-purpose 16-bit timers with stepper motor and quadrature decoder logic support, two CAN-FDs, one low-power RTT, one low-power RTC, two 12-bit ADCs, one 12-bit DAC and one analog comparator.

The SAM E70 devices have three software-selectable low-power modes: Sleep, Wait and Backup. In Sleep mode, the processor is stopped while all other functions can be kept running. In Wait mode, all clocks and functions are stopped but some peripherals can be configured to wake up the system based on predefined conditions. This feature, called SleepWalking™, performs a partial asynchronous wake-up, thus allowing the processor to wake up only when needed. In Backup mode, RTT, RTC and wake-up logic are running.

To optimize power consumption, the clock system has been designed to support different clock frequencies for selected peripherals. Moreover, the processor and bus clock frequency can be modified without affecting processing on, for example, the USB, U(S)ART, ADC and Timer Counter.

The Event System allows peripherals to receive, react to and send events in Active and Sleep modes without processor intervention.

The SAM E70 devices are high-performance general-purpose microcontrollers with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM E70 to sustain a wide range of applications including consumer, industrial control, and PC peripherals.

SAM E70 devices operate from 1.62V to 3.6V and are available in the following packages:

- 144-pin LQFP
- 144-ball LFBGA
- 100-pin LQFP

- 100-ball TFBGA
- 64-pin LQFP

The SAM E70 devices are pin-to-pin compatible with the SAM4E (100-pin and 144-pin versions), except for USB signals.

An Atmel application note is available to ease migration from SAM4E devices to SAM E70 devices.

## Features

---

- Core
  - ARM Cortex-M7 running at up to 300 MHz<sup>(1)</sup>
  - 16 Kbytes of ICache and 16 Kbytes of DCache with Error Code Correction (ECC)
  - Simple- and double-precision HW Floating Point Unit (FPU)
  - Memory Protection Unit (MPU) with 16 zones
  - DSP Instructions, Thumb<sup>®</sup>-2 Instruction Set
  - Embedded Trace Module (ETM) with instruction trace stream, including Trace Port Interface Unit (TPIU)
- Memories
  - Up to 2048 Kbytes embedded Flash with unique identifier
  - Embedded Flash Controller
  - Up to 384 Kbytes embedded Multi-port SRAM
  - Tightly Coupled Memory (TCM) interface with four configurations (disabled, 2 x 32 Kbytes, 2 x 64 Kbytes, 2 x 128 Kbytes)
  - 16 Kbytes ROM with embedded Boot Loader routines (UART0, USB) and IAP routines
  - 16-bit Static Memory Controller (SMC) with support for SRAM, PSRAM, NOR and NAND Flash
  - 16-bit SDRAM Controller
- System
  - Embedded voltage regulator for single-supply operation
  - Power-on-Reset (POR), Brown-out Detector (BOD) and Dual Watchdog for safe operation
  - Quartz or ceramic resonator oscillators: 3 to 20 MHz main oscillator with failure detection, 12 MHz or 16 MHz needed for USB operations. Optional low-power 32.768 kHz for RTC or device clock
  - RTC with Gregorian and Persian calendar mode, waveform generation in low-power modes
  - RTC clock calibration circuitry for 32.768 kHz crystal frequency compensation
  - High-precision 4/8/12 MHz factory-trimmed internal RC oscillator with 4 MHz default frequency for device startup. In-application trimming access for frequency adjustment
  - Slow Clock Internal RC oscillator as permanent low-power mode device clock
  - One 500 MHz PLL for system clock, one 480 MHz PLL for USB high-speed operations
  - Temperature Sensor
  - One dual-port 24-channel Central DMA Controller
- Low-Power Modes
  - Sleep, Wait and Backup modes, with power consumption down to 3  $\mu$ A in Backup mode
  - Ultra-low-power RTC and RTT
  - 1 Kbyte of backup RAM with dedicated regulator
- Peripherals
  - One Ethernet MAC (GMAC) 10/100 Mbps in MII mode and RMII with dedicated DMA. IEEE1588 PTP frames and 802.3az Energy-efficiency support. Ethernet AVB support with IEEE802.1AS Time-stamping and IEEE802.1Qav credit-based traffic-shaping hardware support.
  - USB 2.0 Device/Mini Host High-speed (USBHS) at 480 Mbps, 4-kbyte FIFO, up to 10 bidirectional endpoints, dedicated DMA
  - 12-bit ITU-R BT. 601/656 Image Sensor Interface (ISI)

- Two Master CAN-FD Controllers with SRAM-based mailboxes, time- and event-triggered transmission
- Three USARTs. USART0/1/2 support LIN mode, ISO7816, IrDA®, RS-485, SPI, Manchester and Modem modes; USART1 supports LON mode.
- Five 2-wire UARTs with SleepWalking support
- Three Two-Wire Interfaces (TWIHS) (I<sup>2</sup>C-compatible) with SleepWalking support
- Quad I/O Serial Peripheral Interface (QSPI) with eXecute-In-Place feature to a dedicated AHB memory zone
- Two Serial Peripheral Interfaces (SPI)
- One Serial Synchronous Controller (SSC) with I2S and TDM support
- One High-speed Multimedia Card Interface (SDIO/SD Card/MMC)
- Four Three-Channel 16-bit Timer/Counters with Capture, Waveform, Compare and PWM modes, constant on time. Quadrature decoder logic and 2-bit Gray Up/Down Counter for stepper motor
- Two 4-channel 16-bit PWMs with complementary outputs, Dead Time Generator and eight fault inputs per PWM for motor control, two external triggers to manage power factor correction (PFC), DC-DC and lighting control.
- 32-bit low-power Real-time Timer (RTT)
- Real-time Counter (RTC) with calendar and alarm features
- Two ADCs, each supporting up to 12 channels with differential input mode and programmable gain stage, allowing dual sampling and hold at up to 2 Msps. Gain and Offset error Autotest feature.
- One 2-channel 12-bit 2 Msps DAC
- One Analog Comparator with flexible input selection, selectable input hysteresis
- Cryptography
  - True Random Number Generator (TRNG)
  - AES: 256-, 192-, 128-bit Key Algorithm, Compliant with FIPS PUB-197 Specifications
  - Integrity Check Monitor (ICM). Supports Secure Hash Algorithm SHA1, SHA224 and SHA256.
- I/O
  - Up to 115 I/O lines with external interrupt capability (edge- or level-sensitivity), debouncing, glitch filtering and On-die Series Resistor Termination
  - Five Parallel Input/Output Controllers
- Voltage
  - Single supply voltage from 1.62V to 3.6V
- Packages
  - LQFP144, 144-lead LQFP, 20 x 20 mm, pitch 0.5 mm
  - LFBGA144, 144-ball LFBGA, 10 x 10 mm, pitch 0.8 mm
  - LQFP100, 100-lead LQFP, 14 x 14 mm, pitch 0.5 mm
  - TFBGA100, 100-ball TFBGA, 9 x 9 mm, pitch 0.8 mm
  - LQFP64, 64-lead LQFP, 10 x 10 mm, pitch 0.5 mm

Notes: 1. 300 MHz is at [-40°C : +105°C], 1.2V or with the internal regulator.

# 1. Configuration Summary

The SAM E70 devices differ in memory size, package and features. [Table 1-1](#) summarizes the different configurations.

**Table 1-1. Configuration Summary**

Feature	SAME70Q21	SAME70Q20	SAME70Q19	SAME70N21	SAME70N20	SAME70N19	SAME70J21	SAME70J20	SAME70J19
Flash	2048 Kbytes	1024 Kbytes	512 Kbytes	2048 Kbytes	1024 Kbytes	512 Kbytes	2048 Kbytes	1024 Kbytes	512 Kbytes
Flash Page Size	512								
Flash Pages	4096	2048	1024	4096	2048	1024	4096	2048	1024
Flash Lock Region Size	8192								
Flash Lock Bits	128	64	32	128	64	32	128	64	32
Multi-port SRAM (Kbytes)	384		256	384		256	384		256
Cache(I/D) (Kbytes)	16/16								
Package	LQFP144 LFBGA144	LQFP144 LFBGA144	LQFP144 LFBGA144	LQFP100 TFBGA100	LQFP100 TFBGA100	LQFP100 TFBGA100	LQFP64 TFBGA64	LQFP64 TFBGA64	LQFP64 TFBGA64
Number of PIOs	114			75			44		
External Bus Interface	16-bit data, 4 chip selects, 24-bit address			–			–		
SDRAM Interface	Yes			–			–		
Central DMA	24			24			24		
12-bit ADC	24 ch. <sup>(2)</sup>			10 ch. <sup>(2)</sup>			5 ch. <sup>(2)</sup>		
12-bit DAC	2 ch.			2 ch.			1 ch.		
Timer Counter Channels	12								
Timer Counter Channels I/O	36			9			3		
USART/UART	3/5 <sup>(1)</sup>			3/5 <sup>(1)</sup>			0/5		
QSPI	Yes			Yes			SPI mode only		
SPI0	Yes			Yes			No		
SPI1	Yes			No			No		
USART SPI	3 <sup>(1)</sup>			3 <sup>(1)</sup>			0		

Table 1-1. Configuration Summary (Continued)


Feature	SAME70Q21	SAME70Q20	SAME70Q19	SAME70N21	SAME70N20	SAME70N19	SAME70J21	SAME70J20	SAME70J19
<b>TWIHS</b>	3			3			2		
<b>HSMCI</b>	1 port 4 bits			1 port 4 bits			–		
<b>CAN</b>	2 ports			2 ports			1 port		
<b>GMAC</b>	MII, RMII			MII, RMII			RMII		
<b>ISI</b>	12-bit			12-bit			8-bit		
<b>SSC</b>	Yes			Yes			Yes		
<b>USB</b>	High-speed			High-speed			Full-speed		
<b>Analog Comparator</b>	Yes			Yes			Yes		
<b>Embedded Trace Macrocell (ETM)</b>	Yes			Yes			Yes		

- Notes: 1. LON support on USART1 only.  
2. One channel is reserved for internal temperature sensor.

# 2. Block Diagram

See Table 1-1 for detailed configurations of memory size, package and features of the SAM E70 devices.

Figure 2-1. SAM E70 144-pin Block Diagram



### 3. Signal Description

Table 3-1 gives details on signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
<b>Power Supplies</b>					
VDDIO	Peripherals I/O Lines Power Supply	Power	–	–	1.62V to 3.6V
VDDIN	Voltage Regulator Input, ADC, DAC and Analog Comparator Power Supply	Power	–	–	1.62V to 3.6V <sup>(4)</sup>
VDDOUT	Voltage Regulator Output	Power	–	–	1.2V output
VDDPLL	PLLA Power Supply	Power	–	–	1.08 V to 1.32V
VDDPLLUSB	USB PLL and Oscillator Power Supply	Power	–	–	3.0V to 3.6V
VDDCORE	Powers the core, the embedded memories and the peripherals	Power	–	–	1.08V to 1.32V
GND	Ground	Ground	–	–	–
VDDUTMII	USB Transceiver Power Supply	Power	–	–	3.0V to 3.6V
VDDUTMIC	USB Core Power Supply	Power	–	–	1.08 V to 1.32V
GNDUTMI	USB Ground	Ground	–	–	–
<b>Clocks, Oscillators and PLLs</b>					
XIN	Main Oscillator Input	Input	–	VDDIO	Reset State: - PIO Input - Internal Pull-up disabled - Schmitt Trigger enabled <sup>(1)</sup>
XOUT	Main Oscillator Output	Output	–		
XIN32	Slow Clock Oscillator Input	Input	–		
XOUT32	Slow Clock Oscillator Output	Output	–		
PCK0–PCK2	Programmable Clock Output	Output	–	VDDIO	Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup> Internal signals: PCK3 is TRACE clock PCK4 is used for UART/USART baudrate PCK5 is used for CAN PCK6 is used for TC
<b>Real Time Clock</b>					
RTCOUT0	Programmable RTC Waveform Output	Output	–	VDDIO	Reset State: - PIO Input - Internal Pull-up disabled - Schmitt Trigger enabled <sup>(1)</sup>
RTCOUT1	Programmable RTC Waveform Output	Output	–		

**Table 3-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
<b>Serial Wire Debug/JTAG Boundary Scan</b>					
SWCLK/TCK	Serial Wire Clock / Test Clock (Boundary scan mode only)	Input	–	VDDIO	Reset State: - SW-DP Mode - Internal pull-up disabled - Schmitt Trigger enabled <sup>(1)</sup>
TDI	Test Data In (Boundary scan mode only)	Input	–		
TDO/TRACESWO	Test Data Out (Boundary scan mode only)	Output	–		
SWDIO/TMS	Serial Wire Input/Output / Test Mode Select (Boundary scan mode only)	I/O / Input	–		
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down
<b>Trace Debug Port</b>					
TRACECLK	Trace Clock	Output	–	VDDIO	TRACECLK is PCK3
TRACED0–TRACED3	Trace Data	Output	–		
<b>Flash Memory</b>					
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled <sup>(1)</sup>
<b>Reset/Test</b>					
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
TST	Test Select	Input	–		Permanent Internal pull-down
<b>Universal Asynchronous Receiver Transceiver - UART(x=[0:4])</b>					
URXDx	UART Receive Data	Input	–	–	USPCK = PCK4 can be used to generate the baudrate
UTXDx	UART Transmit Data	Output	–	–	
<b>PIO Controller - PIOA - PIOB - PIOC - PIOD - PIOE</b>					
PA0–PA31	Parallel IO Controller A	I/O	–	VDDIO	Reset State: - PIO or System IOs <sup>(2)</sup> - Internal pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup>
PB0–PB9, PB12–PB13	Parallel IO Controller B	I/O	–		
PC0–PC31	Parallel IO Controller C	I/O	–		
PD0–PD31	Parallel IO Controller D	I/O	–	–	Reset State: - PIO or System IOs <sup>(2)</sup> - Internal pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup>
PE0–PE5	Parallel IO Controller E	I/O	–	–	



**Table 3-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
<b>PIO Controller - Parallel Capture Mode</b>					
PIODC0–PIODC7	Parallel Capture Mode Data	Input	–	VDDIO	–
PIODCCLK	Parallel Capture Mode Clock	Input	–		
PIODCEN1–PIODCEN2	Parallel Capture Mode Enable	Input	–		
<b>External Bus Interface</b>					
D[15:0]	Data Bus	I/O	–	–	–
A[23:0]	Address Bus	Output	–	–	–
NWAIT	External Wait Signal	Input	Low	–	–
<b>Static Memory Controller - SMC</b>					
NCS0–NCS3	Chip Select Lines	Output	Low	–	–
NRD	Read Signal	Output	Low	–	–
NWE	Write Enable	Output	Low	–	–
NWR0–NWR1	Write Signal	Output	Low	–	–
NBS0–NBS1	Byte Mask Signal	Output	Low	–	Used also for SDRAMC
<b>NAND Flash Logic</b>					
NANDOE	NAND Flash Output Enable	Output	Low	–	–
NANDWE	NAND Flash Write Enable	Output	Low	–	–
<b>SDR-SDRAM Controller Logic</b>					
SDCK	SDRAM Clock	Output	–	–	–
SDCKE	SDRAM Clock Enable	Output	–	–	–
SDCS	SDRAM Controller Chip Select	Output	–	–	–
BA0–BA1	Bank Select	Output	–	–	–
SDWE	SDRAM Write Enable	Output	–	–	–
RAS–CAS	Row and Column Signal	Output	–	–	–
SDA10	SDRAM Address 10 Line	Output	–	–	–
<b>High Speed Multimedia Card Interface - HSMCI</b>					
MCKK	Multimedia Card Clock	I/O	–	–	–
MCCDA	Multimedia Card Slot A Command	I/O	–	–	–
MCDA0–MCDA3	Multimedia Card Slot A Data	I/O	–	–	–

**Table 3-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
<b>Universal Synchronous Asynchronous Receiver Transmitter USART(x=[0:2])</b>					
SCKx	USARTx Serial Clock	I/O	–	–	USPCK = PCK4 can be used to generate the baud rate
TXDx	USARTx Transmit Data	I/O	–	–	
RXDx	USARTx Receive Data	Input	–	–	
RTSx	USARTx Request To Send	Output	–	–	
CTSx	USARTx Clear To Send	Input	–	–	
DTRx	USARTx Data Terminal Ready	Output	–	–	
DSRx	USARTx Data Set Ready	Input	–	–	
DCDx	USARTx Data Carrier Detect	Input	–	–	
Rl <sub>x</sub>	USARTx Ring Indicator	Input	–	–	
LONCOL1	LON Collision Detection	Input	–	–	
<b>Synchronous Serial Controller - SSC</b>					
TD	SSC Transmit Data	Output	–	–	–
RD	SSC Receive Data	Input	–	–	–
TK	SSC Transmit Clock	I/O	–	–	–
RK	SSC Receive Clock	I/O	–	–	–
TF	SSC Transmit Frame Sync	I/O	–	–	–
RF	SSC Receive Frame Sync	I/O	–	–	–
<b>Image Sensor Interface - ISI</b>					
ISI_D0–ISI_D11	Image Sensor Data	Input	–	–	–
ISI_MCK	Image sensor Reference clock. No dedicated signal, PCK1 can be used.	Output	–	–	–
ISI_HSYNC	Image Sensor Horizontal Synchro	Input	–	–	–
ISI_VSYNC	Image Sensor Vertical Synchro	Input	–	–	–
ISI_PCK	Image Sensor Data clock	Input	–	–	–
<b>Timer/Counter - TC(x=[0:11])</b>					
TCLKx	TC Channel x External Clock Input	Input	–	–	TCPCK = PCK6 can be used as an input clock
TIOAx	TC Channel x I/O Line A	I/O	–	–	
TIOBx	TC Channel x I/O Line B	I/O	–	–	
<b>Pulse Width Modulation Controller- PWMC(x=[0:1])</b>					
PWMC0_PWMHx PWMC1_PWMHx	Waveform Output High for Channel x	Output	–	–	–
PWMC0_PWMLx PWMC1_PWMLx	Waveform Output Low for Channel x	Output	–	–	Only output in complementary mode when dead time insertion is enabled.

**Table 3-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
PWMC0_PWMFI0– PWMC0_PWMFI2 PWMC1_PWMFI0– PWMC1_PWMFI2	Fault Input	Input	–	–	–
PWMC0_PWMEXTRG0– PWMC0_PWMEXTRG1 PWMC1_PWMEXTRG0– PWMC1_PWMEXTRG1	External Trigger Input	Input	–	–	–
<b>Serial Peripheral Interface - SPI(x=[0..1])</b>					
SPIx_MISO	Master In Slave Out	I/O	–	–	–
SPIx_MOSI	Master Out Slave In	I/O	–	–	–
SPIx_SPCK	SPI Serial Clock	I/O	–	–	–
SPIx_NPCS0	SPI Peripheral Chip Select 0	I/O	Low	–	–
SPIx_NPCS1– SPIx_NPCS3	SPI Peripheral Chip Select	Output	Low	–	–
<b>Quad IO SPI - QSPI</b>					
QSCK	QSPI Serial Clock	Output	–	–	–
QCS	QSPI Chip Select	Output	–	–	–
QIO0–QIO3	QSPI I/O QIO0 is QMOSI Master Out Slave In QIO1 is QMISO Master In Slave Out	I/O	–	–	–
<b>Two-Wire Interface - TWIHS(x=0..2)</b>					
TWDx	TWlx Two-wire Serial Data	I/O	–	–	–
TWCKx	TWlx Two-wire Serial Clock	I/O	–	–	–
<b>Analog</b>					
VREFP	ADC, DAC and Analog Comparator Positive Reference	Analog	–	–	–
VREFN	ADC, DAC and Analog Comparator Negative Reference Must be connected to GND or GNDANA.	Analog	–	–	–
<b>12-bit Analog Front End - (x=[0..1])</b>					
AFEx_AD0–AFEx_AD11	Analog Inputs	Analog, Digital	–	–	–
AFEx_ADTRG	ADC Trigger	Input	–	VDDIO	–
<b>12-bit Digital-to-Analog Converter - DAC</b>					
DAC0–DAC1	Analog Output	Analog, Digital	–	–	–
DATRГ	DAC Trigger	Input	–	VDDIO	–

**Table 3-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
<b>Fast Flash Programming Interface - FFPI</b>					
PGMEN0–PGMEN1	Programming Enabling	Input	–	VDDIO	–
PGMM0–PGMM3	Programming Mode	Input	–	VDDIO	–
PGMD0–PGMD15	Programming Data	I/O	–		–
PGMRDY	Programming Ready	Output	High		–
PGMNVALID	Data Direction	Output	Low		–
PGMNOE	Programming Read	Input	Low		–
PGMNCMD	Programming Command	Input	Low		–
<b>USB High Speed - USBHS</b>					
HSDM	USB High Speed Data -	Analog, Digital	–	VDDUTMII	Reset State: - USB Mode - Internal Pull-down <sup>(3)</sup>
HSDP	USB High Speed Data +		–		
VBG	Bias Voltage Reference for USB	Analog	–	–	–
<b>Ethernet MAC 10/100 - GMAC</b>					
GREFCK	Reference Clock	Input	–	–	RMI only
GTXCK	Transmit Clock	Input	–	–	MII only
GRXCK	Receive Clock	Input	–	–	MII only
GTXEN	Transmit Enable	Output	–	–	–
GTX0 - GTX3	Transmit Data	Output	–	–	GTX0 - GTX1 only in RMI
GTXER	Transmit Coding Error	Output	–	–	MII only
GRXDV	Receive Data Valid	Input	–	–	MII only
GRX0 - GRX3	Receive Data	Input	–	–	GRX0 - GRX1 only in RMI
GRXER	Receive Error	Input	–	–	–
GCRS	Carrier Sense	Input	–	–	MII only
GCOL	Collision Detected	Input	–	–	MII only
GMDC	Management Data Clock	Output	–	–	–
GMDIO	Management Data Input/Output	I/O	–	–	–
GTSUCOMP	TSU timer comparison valid	Output	–	–	–
<b>Controller Area Network - CAN (x=[0:1])</b>					
CANRXx	CAN Receive	Input	–	–	CANRX1 is available on PD28 for 100-pin only CANRX1 is available on PC12 for 144-pin only
CANTXx	CAN Transmit	Output	–	–	CANPCK = PCK5 can be used


- Note:
- Schmitt Triggers can be disabled through PIO registers.
  - Some PIO lines are shared with System I/Os.
  - Refer to [Section 54.7 “USB Transceiver Characteristics”](#) for information on pull-down values in USB Mode.
  - Refer to [Section 5.5 “Typical Powering Schematics”](#) for restrictions on the voltage range of analog cells.

## 4. Package and Pinout

### 4.1 144-lead Packages


#### 4.1.1 144-pin LQFP Package Outline

Figure 4-1. Orientation of the 144-pin LQFP Package



#### 4.1.2 144-ball LFBGA Package Outline

Figure 4-2. Orientation of the 144-ball LFBGA Package



## 4.2 144-lead Package Pinout

Table 4-1. 144-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
102	C11	VDDIO	GPIO_AD	PA0	I/O	WKUP0 <sup>(1)</sup>	I	PWMC0_PWMH0	O	TIOA0	I/O	A17/BA1	O	–	–	PIO, I, PU, ST
99	D12	VDDIO	GPIO_AD	PA1	I/O	WKUP1 <sup>(1)</sup>	I	PWMC0_PWML0	O	TIOB0	I/O	A18	O	–	–	PIO, I, PU, ST
93	E12	VDDIO	GPIO	PA2	I/O	WKUP2 <sup>(1)</sup>	I	PWMC0_PWMH1	O	–	–	DATRG	I	–	–	PIO, I, PU, ST
91	F12	VDDIO	GPIO_AD	PA3	I/O	PIODC0 <sup>(2)</sup>	I	TWD0	I/O	LONCOL1	I	PCK2	O	–	–	PIO, I, PU, ST
77	K12	VDDIO	GPIO	PA4	I/O	WKUP3/PIODC1 <sup>(3)</sup>	I	TWCK0	O	TCLK0	I	UTXD1	O	–	–	PIO, I, PU, ST
73	M11	VDDIO	GPIO_AD	PA5	I/O	WKUP4/PIODC2 <sup>(3)</sup>	I	PWMC1_PWML3	O	ISI_D4	I	URXD1	I	–	–	PIO, I, PU, ST
114	B9	VDDIO	GPIO_AD	PA6	I/O	–	–	–	–	PCK0	O	UTXD1	O	–	–	PIO, I, PU, ST
35	L2	VDDIO	CLOCK	PA7	I/O	XIN32 <sup>(4)</sup>	I	–	–	PWMC0_PWMH3	–	–	–	–	–	PIO, HiZ
36	M2	VDDIO	CLOCK	PA8	I/O	XOUT32 <sup>(4)</sup>	O	PWMC1_PWMH3	O	AFE0_ADTRG	I	–	–	–	–	PIO, HiZ
75	M12	VDDIO	GPIO_AD	PA9	I/O	WKUP6/PIODC3 <sup>(3)</sup>	I	URXD0	I	ISI_D3	I	PWMC0_PWMI0	I	–	–	PIO, I, PU, ST
66	L9	VDDIO	GPIO_AD	PA10	I/O	PIODC4 <sup>(2)</sup>	I	UTXD0	O	PWMC0_PWMEXTRG0	I	RD	I	–	–	PIO, I, PU, ST
64	J9	VDDIO	GPIO_AD	PA11	I/O	WKUP7/PIODC5 <sup>(3)</sup>	I	QCS	O	PWMC0_PWMH0	O	PWMC1_PWML0	O	–	–	PIO, I, PU, ST
68	L10	VDDIO	GPIO_AD	PA12	I/O	PIODC6 <sup>(2)</sup>	I	QIO1	I/O	PWMC0_PWMH1	O	PWMC1_PWMH0	O	–	–	PIO, I, PU, ST
42	M3	VDDIO	GPIO_AD	PA13	I/O	PIODC7 <sup>(2)</sup>	I	QIO0	I/O	PWMC0_PWMH2	O	PWMC1_PWML1	O	–	–	PIO, I, PU, ST
51	K6	VDDIO	GPIO_CLK	PA14	I/O	WKUP8/PIODCEN1 <sup>(3)</sup>	I	QSCK	O	PWMC0_PWMH3	O	PWMC1_PWMH1	O	–	–	PIO, I, PU, ST
49	L5	VDDIO	GPIO_AD	PA15	I/O	–	I	D14	I/O	TIOA1	I/O	PWMC0_PWML3	O	–	–	PIO, I, PU, ST
45	K5	VDDIO	GPIO_AD	PA16	I/O	–	I	D15	I/O	TIOB1	I/O	PWMC0_PWML2	O	–	–	PIO, I, PU, ST
25	J1	VDDIO	GPIO_AD	PA17	I/O	AFE0_AD6 <sup>(5)</sup>	I	QIO2	I/O	PCK1	O	PWMC0_PWMH3	O	–	–	PIO, I, PU, ST
24	H2	VDDIO	GPIO_AD	PA18	I/O	AFE0_AD7 <sup>(5)</sup>	I	PWMC1_PWMEXTRG1	I	PCK2	O	A14	O	–	–	PIO, I, PU, ST
23	H1	VDDIO	GPIO_AD	PA19	I/O	AFE0_AD8/WKUP9 <sup>(6)</sup>	I	–	–	PWMC0_PWML0	O	A15	O	–	–	PIO, I, PU, ST
22	H3	VDDIO	GPIO_AD	PA20	I/O	AFE0_AD9/WKUP10 <sup>(6)</sup>	I	–	–	PWMC0_PWML1	O	A16/BA0	O	–	–	PIO, I, PU, ST
32	K2	VDDIO	GPIO_AD	PA21	I/O	AFE0_AD1/ PIODCEN2 <sup>(8)</sup>	I	RXD1	I	PCK1	O	PWMC1_PWMI0	I	–	–	PIO, I, PU, ST
37	K3	VDDIO	GPIO_AD	PA22	I/O	PIODCCLK <sup>(2)</sup>	I	RK	I/O	PWMC0_PWMEXTRG1	I	NCS2	O	–	–	PIO, I, PU, ST
46	L4	VDDIO	GPIO_AD	PA23	I/O	–	–	SCK1	I/O	PWMC0_PWMH0	O	A19	O	PWMC1_PWML2	O	PIO, I, PU, ST
56	L7	VDDIO	GPIO_AD	PA24	I/O	–	–	RTS1	O	PWMC0_PWMH1	O	A20	O	ISI_PCK	I	PIO, I, PU, ST
59	K8	VDDIO	GPIO_AD	PA25	I/O	–	–	CTS1	I	PWMC0_PWMH2	O	A23	O	MCCK	O	PIO, I, PU, ST
62	J8	VDDIO	GPIO	PA26	I/O	–	–	DCD1	I	TIOA2	O	MCDA2	I/O	PWMC1_PWMI1	I	PIO, I, PU, ST
70	J10	VDDIO	GPIO_AD	PA27	I/O	–	–	DTR1	O	TIOB2	I/O	MCDA3	I/O	ISI_D7		PIO, I, PU, ST
112	C9	VDDIO	GPIO	PA28	I/O	–	–	DSR1	I	TCLK1	I	MCCDA	I/O	PWMC1_PWMI2	I	PIO, I, PU, ST
129	A6	VDDIO	GPIO	PA29	I/O	–	–	RI1	I	TCLK2	I	–	–	–	–	PIO, I, PU, ST
116	A10	VDDIO	GPIO	PA30	I/O	WKUP11 <sup>(1)</sup>	I	PWMC0_PWML2	O	PWMC1_PWMEXTRG0	I	MCDA0	I/O	–	–	PIO, I, PU, ST
118	C8	VDDIO	GPIO_AD	PA31	I/O	–	–	SPI0_NPCS1	I/O	PCK2	O	MCDA1	I/O	PWMC1_PWMH2	O	PIO, I, PU, ST

Table 4-1. 144-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
21	H4	VDDIO	GPIO	PB0	I/O	AFE0_AD10/ RTCOUT0 <sup>(7)</sup>	I	PWMC0_PWMH0	O	-	-	RXD0	I	TF	I/O	PIO, I, PU, ST
20	G3	VDDIO	GPIO	PB1	I/O	AFE1_AD0/ RTCOUT1 <sup>(7)</sup>	I	PWMC0_PWMH1	O	GTSUCOMP	O	TXD0	I/O	TK	I/O	PIO, I, PU, ST
26	J2	VDDIO	GPIO	PB2	I/O	AFE0_AD5 <sup>(5)</sup>	I	CANTX0	O	-	-	CTS0	I	SPI0_NPCS0	I/O	PIO, I, PU, ST
31	J3	VDDIO	GPIO_AD	PB3	I/O	AFE0_AD2/WKUP12 <sup>(6)</sup>	I	CANRX0	I	PCK2	O	RTS0	O	ISL_D2	I	PIO, I, PU, ST
105	A12	VDDIO	GPIO_MLB	PB4	I/O	TDI <sup>(9)</sup>	I	TWD1	I/O	PWMC0_PWMH2	O	-	-	TXD1	I/O	PIO, I, PD, ST
109	C10	VDDIO	GPIO_MLB	PB5	I/O	TDO/TRACESWO/ WKUP13 <sup>(9)</sup>	O	TWCK1	O	PWMC0_PWML0	O	-	-	TD	O	O, PU
79	J11	VDDIO	GPIO	PB6	I/O	SWDIO/TMS <sup>(9)</sup>	I	-	-	-	-	-	-	-	-	PIO,I,ST
89	F9	VDDIO	GPIO	PB7	I/O	SWCLK/TCK <sup>(9)</sup>	I	-	-	-	-	-	-	-	-	PIO,I,ST
141	A3	VDDIOP	CLOCK	PB8	I/O	XOUT <sup>(10)</sup>	O	-	-	-	-	-	-	-	-	PIO, HiZ
142	A2	VDDIOP	CLOCK	PB9	I/O	XIN <sup>(10)</sup>	I	-	-	-	-	-	-	-	-	PIO, HiZ
87	G12	VDDIO	GPIO	PB12	I/O	ERASE <sup>(9)</sup>	I	PWMC0_PWML1	O	GTSUCOMP	O	-	-	PCK0	O	PIO, I, PD, ST
144	B2	VDDIO	GPIO_AD	PB13	I/O	DAC0 <sup>(11)</sup>	O	PWMC0_PWML2	O	PCK0	O	SCK0	I/O	-	-	PIO, I, PU, ST
11	E4	VDDIO	GPIO_AD	PC0	I/O	AFE1_AD9 <sup>(5)</sup>	I	D0	I/O	PWMC0_PWML0	O	-	-	-	-	PIO, I, PU, ST
38	J4	VDDIO	GPIO_AD	PC1	I/O	-	-	D1	I/O	PWMC0_PWML1	O	-	-	-	-	PIO, I, PU, ST
39	K4	VDDIO	GPIO_AD	PC2	I/O	-	-	D2	I/O	PWMC0_PWML2	O	-	-	-	-	PIO, I, PU, ST
40	L3	VDDIO	GPIO_AD	PC3	I/O	-	-	D3	I/O	PWMC0_PWML3	O	-	-	-	-	PIO, I, PU, ST
41	J5	VDDIO	GPIO_AD	PC4	I/O	-	-	D4	I/O	-	-	-	-	-	-	PIO, I, PU, ST
58	L8	VDDIO	GPIO_AD	PC5	I/O	-	-	D5	I/O	TIOA6	I/O	-	-	-	-	PIO, I, PU, ST
54	K7	VDDIO	GPIO_AD	PC6	I/O	-	-	D6	I/O	TIOB6	I/O	-	-	-	-	PIO, I, PU, ST
48	M4	VDDIO	GPIO_AD	PC7	I/O	-	-	D7	I/O	TCLK6	I	-	-	-	-	PIO, I, PU, ST
82	J12	VDDIO	GPIO_AD	PC8	I/O	-	-	NWR0/NWE	O	TIOA7	I/O	-	-	-	-	PIO, I, PU, ST
86	G11	VDDIO	GPIO_AD	PC9	I/O	-	-	NANDOE	O	TIOB7	I/O	-	-	-	-	PIO, I, PU, ST
90	F10	VDDIO	GPIO_AD	PC10	I/O	-	-	NANDWE	O	TCLK7	I	-	-	-	-	PIO, I, PU, ST
94	F11	VDDIO	GPIO_AD	PC11	I/O	-	-	NRD	O	TIOA8	I/O	-	-	-	-	PIO, I, PU, ST
17	F4	VDDIO	GPIO_AD	PC12	I/O	AFE1_AD3 <sup>(5)</sup>	I	NCS3	O	TIOB8	I/O	CANRX1	I	-	-	PIO, I, PU, ST
19	G2	VDDIO	GPIO_AD	PC13	I/O	AFE1_AD1 <sup>(5)</sup>	I	NWAIT	I	PWMC0_PWMH3	O	SDA10	O	-	-	PIO, I, PU, ST
97	E10	VDDIO	GPIO_AD	PC14	I/O	-	-	NCS0	O	TCLK8	I	CANTX1	O	-	-	PIO, I, PU, ST
18	G1	VDDIO	GPIO_AD	PC15	I/O	AFE1_AD2 <sup>(5)</sup>	I	NCS1/SDCS	O	PWMC0_PWML3	O	-	-	-	-	PIO, I, PU, ST
100	D11	VDDIO	GPIO_AD	PC16	I/O	-	-	A21/NANDALE	O	-	-	-	-	-	-	PIO, I, PU, ST
103	B12	VDDIO	GPIO_AD	PC17	I/O	-	-	A22/NANDCLE	O	-	-	-	-	-	-	PIO, I, PU, ST
111	B10	VDDIO	GPIO_AD	PC18	I/O	-	-	A0/NBS0	O	PWMC0_PWML1	O	-	-	-	-	PIO, I, PU, ST
117	D8	VDDIO	GPIO_AD	PC19	I/O	-	-	A1	O	PWMC0_PWMH2	O	-	-	-	-	PIO, I, PU, ST

Table 4-1. 144-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
120	A9	VDDIO	GPIO_AD	PC20	I/O	-	-	A2	O	PWMC0_PWML2	O	-	-	-	-	PIO, I, PU, ST
122	A7	VDDIO	GPIO_AD	PC21	I/O	-	-	A3	O	PWMC0_PWMH3	O	-	-	-	-	PIO, I, PU, ST
124	C7	VDDIO	GPIO_AD	PC22	I/O	-	-	A4	O	PWMC0_PWML3	O	-	-	-	-	PIO, I, PU, ST
127	C6	VDDIO	GPIO_AD	PC23	I/O	-	-	A5	O	TIOA3	I/O	-	-	-	-	PIO, I, PU, ST
130	B6	VDDIO	GPIO_AD	PC24	I/O	-	-	A6	O	TIOB3	I/O	SPI1_SPCK	O	-	-	PIO, I, PU, ST
133	C5	VDDIO	GPIO_AD	PC25	I/O	-	-	A7	O	TCLK3	I	SPI1_NPCS0	I/O	-	-	PIO, I, PU, ST
13	F2	VDDIO	GPIO_AD	PC26	I/O	AFE1_AD7 <sup>(5)</sup>	I	A8	O	TIOA4	I/O	SPI1_MISO	I	-	-	PIO, I, PU, ST
12	E2	VDDIO	GPIO_AD	PC27	I/O	AFE1_AD8 <sup>(5)</sup>	I	A9	O	TIOB4	I/O	SPI1_MOSI	O	-	-	PIO, I, PU, ST
76	L12	VDDIO	GPIO_AD	PC28	I/O	-	-	A10	O	TCLK4	I	SPI1_NPCS1	I/O	-	-	PIO, I, PU, ST
16	F3	VDDIO	GPIO_AD	PC29	I/O	AFE1_AD4 <sup>(5)</sup>	I	A11	O	TIOA5	I/O	SPI1_NPCS2	O	-	-	PIO, I, PU, ST
15	F1	VDDIO	GPIO_AD	PC30	I/O	AFE1_AD5 <sup>(5)</sup>	I	A12	O	TIOB5	I/O	SPI1_NPCS3	O	-	-	PIO, I, PU, ST
14	E1	VDDIO	GPIO_AD	PC31	I/O	AFE1_AD6 <sup>(5)</sup>	I	A13	O	TCLK5	I	-	-	-	-	PIO, I, PU, ST
1	D4	VDDIO	GPIO_AD	PD0	I/O	DAC1 <sup>(11)</sup>	I	GTXCCK	I	PWMC1_PWML0	O	SPI1_NPCS1		DCD0	I	PIO, I, PU, ST
132	B5	VDDIO	GPIO	PD1	I/O	-	-	GTZEN	O	PWMC1_PWMH0	O	SPI1_NPCS2	I/O	DTR0	O	PIO, I, PU, ST
131	A5	VDDIO	GPIO	PD2	I/O	-	-	GTX0	O	PWMC1_PWML1	O	SPI1_NPCS3	I/O	DSR0	I	PIO, I, PU, ST
128	B7	VDDIO	GPIO	PD3	I/O	-	-	GTX1	O	PWMC1_PWMH1	O	UTXD4	O	RI0	I	PIO, I, PU, ST
126	D6	VDDIO	GPIO_CLK	PD4	I/O	-	-	GRXDV	I	PWMC1_PWML2	O	TRACED0	O	DCD2	I	PIO, I, PU, ST
125	D7	VDDIO	GPIO_CLK	PD5	I/O	-	-	GRX0	I	PWMC1_PWMH2	O	TRACED1	O	DTR2	O	PIO, I, PU, ST
121	A8	VDDIO	GPIO_CLK	PD6	I/O	-	-	GRX1	I	PWMC1_PWML3	O	TRACED2	O	DSR2	I	PIO, I, PU, ST
119	B8	VDDIO	GPIO_CLK	PD7	I/O	-	-	GRXER	I	PWMC1_PWMH3	O	TRACED3	O	RI2	I	PIO, I, PU, ST
113	E9	VDDIO	GPIO_CLK	PD8	I/O	-	-	GMDC	O	PWMC0_PWMF1	I	-	-	TRACECLK	O	PIO, I, PU, ST
110	D9	VDDIO	GPIO_CLK	PD9	I/O	-	-	GMDIO	I/O	PWMC0_PWMF2		AFE1_ADTRG	I	-	O	PIO, I, PU, ST
101	C12	VDDIO	GPIO_MLB	PD10	I/O	-	-	GCRS	I	PWMC0_PWML0	O	TD	O	-	-	PIO, I, PD, ST
98	E11	VDDIO	GPIO_AD	PD11	I/O	-	-	GRX2	I	PWMC0_PWMH0	O	GTSUCOMP	O	ISI_D5	I	PIO, I, PU, ST
92	G10	VDDIO	GPIO_AD	PD12	I/O	-	-	GRX3	I	CANTX1	O	SPI0_NPCS2	O	ISI_D6	I	PIO, I, PU, ST
88	G9	VDDIO	GPIO_CLK	PD13	I/O	-	-	GCOL	I	-	-	SDA10	O	-	-	PIO, I, PU, ST
84	H10	VDDIO	GPIO_AD	PD14	I/O	-	-	GRXCCK	I	-	-	SDCKE	O	-	-	PIO, I, PU, ST
106	A11	VDDIO	GPIO_AD	PD15	I/O	-	-	GTX2	O	RXD2	I	NWR1/NBS1	O	-	-	PIO, I, PU, ST
78	K11	VDDIO	GPIO_AD	PD16	I/O	-	-	GTX3	O	TXD2	I/O	RAS	O	-	-	PIO, I, PU, ST
74	L11	VDDIO	GPIO_AD	PD17	I/O	-	-	GTXER		SCK2	I/O	CAS	O	-	-	PIO, I, PU, ST
69	M10	VDDIO	GPIO_AD	PD18	I/O	-	-	NCS1/SDCS	O	RTS2	O	URXD4	I	-	-	PIO, I, PU, ST
67	M9	VDDIO	GPIO_AD	PD19	I/O	-	-	NCS3	O	CTS2	I	UTXD4	O	-	-	PIO, I, PU, ST
65	K9	VDDIO	GPIO	PD20	I/O	-	-	PWMC0_PWMH0	O	SPI0_MISO	I/O	GTSUCOMP	O	-	-	PIO, I, PU, ST
63	H9	VDDIO	GPIO_AD	PD21	I/O	-	-	PWMC0_PWMH1	O	SPI0_MOSI	I/O	TIOA11	I/O	ISI_D1	I	PIO, I, PU, ST



Table 4-1. 144-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
60	M8	VDDIO	GPIO_AD	PD22	I/O	-	-	PWMC0_PWMH2	O	SPI0_SPCK	O	TIOB11	I/O	ISL_D0	I	PIO, I, PU, ST
57	M7	VDDIO	GPIO_AD	PD23	I/O	-	-	PWMC0_PWMH3	O	-	-	SDCK	O	-	-	PIO, I, PU, ST
55	M6	VDDIO	GPIO_AD	PD24	I/O	-	-	PWMC0_PWML0	O	RF	I/O	TCLK11	I	ISL_HSYNC	I	PIO, I, PU, ST
52	M5	VDDIO	GPIO_AD	PD25	I/O	-	-	PWMC0_PWML1	O	SPI0_NPCS1	I/O	URXD2	I	ISL_VSYNC	I	PIO, I, PU, ST
53	L6	VDDIO	GPIO	PD26	I/O	-	-	PWMC0_PWML2	O	TD	O	UTXD2	O	UTXD1	O	PIO, I, PU, ST
47	J6	VDDIO	GPIO_AD	PD27	I/O	-	-	PWMC0_PWML3	O	SPI0_NPCS3	O	TWD2	O	ISL_D8	I	PIO, I, PU, ST
71	K10	VDDIO	GPIO_AD	PD28	I/O	WKUP5 <sup>(1)</sup>		URXD3	I	CANRX1	I	TWCK2	O	ISL_D9	I	PIO, I, PU, ST
108	D10	VDDIO	GPIO_AD	PD29	I/O	-	-	-	-	-	-	SDWE	O	-	-	PIO, I, PU, ST
34	M1	VDDIO	GPIO_AD	PD30	I/O	AFE0_AD0 <sup>(5)</sup>	I	UTXD3	O	-	-	-	-	ISL_D10	I	PIO, I, PU, ST
2	D3	VDDIO	GPIO_AD	PD31	I/O	-	-	QIO3	I/O	UTXD3	O	PCK2	O	ISL_D11	I	PIO, I, PU, ST
4	C2	VDDIO	GPIO_AD	PE0	I/O	AFE1_AD11 <sup>(5)</sup>	I	D8	I/O	TIOA9	I/O	-	-	-	-	PIO, I, PU, ST
6	A1	VDDIO	GPIO_AD	PE1	I/O	-	-	D9	I/O	TIOB9	I/O	-	-	-	-	PIO, I, PU, ST
7	B1	VDDIO	GPIO_AD	PE2	I/O	-	-	D10	I/O	TCLK9	I	-	-	-	-	PIO, I, PU, ST
10	E3	VDDIO	GPIO_AD	PE3	I/O	AFE1_AD10 <sup>(5)</sup>	I	D11	I/O	TIOA10	I/O	-	-	-	-	PIO, I, PU, ST
27	K1	VDDIO	GPIO_AD	PE4	I/O	AFE0_AD4 <sup>(5)</sup>	I	D12	I/O	TIOB10	I/O	-	-	-	-	PIO, I, PU, ST
28	L1	VDDIO	GPIO_AD	PE5	I/O	AFE0_AD3 <sup>(5)</sup>	I	D13	I/O	TCLK10	I/O	-	-	-	-	PIO, I, PU, ST
3	C3	VDDOUT	Power	VDDOUT	I	-	-	-	-	-	-	-	-	-	-	-
5	C1	VDDIN	Power	VDDIN	I	-	-	-	-	-	-	-	-	-	-	-
8	D2	GND	Ground	VREFN	I	-	-	-	-	-	-	-	-	-	-	-
9	D1	VDDIO	Power	VREFP	I	-	-	-	-	-	-	-	-	-	-	-
83	H12	VDDIO	RST	NRST	I	-	-	-	-	-	-	-	-	-	-	PIO, I, PU
85	H11	VDDIO	TEST	TST	I	-	-	-	-	-	-	-	-	-	-	I, PD
30,43,72,80,96	G8, H6, H7	VDDIO	Power	VDDIO	I	-	-	-	-	-	-	-	-	-	-	-
104	B11	VDDIO	TEST	JTAGSEL	I	-	-	-	-	-	-	-	-	-	-	I, PD
29,33,50,81,107	E8, H5, H8	VDDCORE	Power	VDDCORE	I	-	-	-	-	-	-	-	-	-	-	-
123	J7	VDDPLL	Power	VDDPLL	I	-	-	-	-	-	-	-	-	-	-	-
134	E7	VDDUTMII	Power	VDDUTMII	I	-	-	-	-	-	-	-	-	-	-	-
136	B4	VDDUTMII	USBHS	HSDM	I/O	-	-	-	-	-	-	-	-	-	-	-
137	A4	VDDUTMII	USBHS	HSDP	I/O	-	-	-	-	-	-	-	-	-	-	-
44,61,95,115,135,138	F5, F6, G4, G5, G6, G7	GND	Ground	GND	I	-	-	-	-	-	-	-	-	-	-	-
	D5	GNDANA	Ground	GNDANA	I	-	-	-	-	-	-	-	-	-	-	-
	E5	GNDUTMI	Ground	GNDUTMI	I	-	-	-	-	-	-	-	-	-	-	-

**Table 4-1. 144-lead Package Pinout**


LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State	
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST	
	E6	GNDPLLUSB	Ground	GNDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-	-
	F7	GNDPLL	Ground	GNDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-	-
139	B3	VDDUTMIC	Power	VDDUTMIC	I	-	-	-	-	-	-	-	-	-	-	-	-
140	C4	-	VBG	VBG	I	-	-	-	-	-	-	-	-	-	-	-	-
143	F8	VDDPLLUSB	Power	VDDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-	-

- Notes:
1. WKUPx can be used if the PIO Controller defines the I/O line as "input".
  2. To select this extra function, refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  3. PIODCEN1/PIODCx has priority over WKUPx. Refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  4. Refer to [Section 21.4.2 "Slow Clock Generator"](#).
  5. To select this extra function, refer to [Section 48.5.1 "I/O Lines"](#).
  6. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). WKUPx can be used if the PIO controller defines the I/O line as "input".
  7. Analog input has priority over RTCOUTx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). Refer to [Section 25.5.8 "Waveform Generation"](#) to select RTCOUTx.
  8. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). To select PIODCEN2, refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  9. Refer to the System I/O Configuration Register in [Section 17. "Bus Matrix \(MATRIX\)"](#).
  10. Refer to [Section 28.5.3 "3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator"](#).
  11. DAC0 is selected when DACC\_CHER.CH0 is set. DAC1 is selected when DACC\_CHER.CH1 is set. Refer to [Section 49.7.4 "DACC Channel Enable Register"](#).

## 4.3 100-lead Packages

### 4.3.1 100-pin LQFP Package Outline


Figure 4-3. Orientation of the 100-lead LQFP Package



### 4.3.2 100-ball TFBGA Package Outline

The 100-ball TFBGA package has a 0.8 mm ball pitch and respects Green standards. Its dimensions are 9 x 9 x 1.1 mm. [Figure 4-4](#) shows the orientation of the 100-ball TFBGA Package.

Figure 4-4. Orientation of the 100-ball TFBGA Package



## 4.4 100-lead Package Pinout

Table 4-2. 100-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
72	D8	VDDIO	GPIO_AD	PA0	I/O	WKUP0 <sup>(1)</sup>	I	PWMC0_PWMH0	O	TIOA0	I/O	A17/BA1	O	–	–	PIO, I, PU, ST
70	C10	VDDIO	GPIO_AD	PA1	I/O	WKUP1 <sup>(1)</sup>	I	PWMC0_PWML0	O	TIOB0	I/O	A18	O	–	–	PIO, I, PU, ST
66	D10	VDDIO	GPIO	PA2	I/O	WKUP2 <sup>(1)</sup>	I	PWMC0_PWMH1	O	–	–	DATRG	I	–	–	PIO, I, PU, ST
64	F9	VDDIO	GPIO_AD	PA3	I/O	PIODC0 <sup>(2)</sup>	I	TWD0	I/O	LONCOL1	I	PCK2	O	–	–	PIO, I, PU, ST
55	H10	VDDIO	GPIO	PA4	I/O	WKUP3/PIODC1 <sup>(3)</sup>	I	TWCK0	O	TCLK0	I	UTXD1	O	–	–	PIO, I, PU, ST
52	H9	VDDIO	GPIO_AD	PA5	I/O	WKUP4/PIODC2 <sup>(3)</sup>	I	PWMC1_PWML3	O	ISI_D4	I	URXD1	I	–	–	PIO, I, PU, ST
24	J2	VDDIO	CLOCK	PA7	I/O	XIN32 <sup>(4)</sup>	I	–	–	PWMC0_PWMH3	–	–	–	–	–	PIO, HiZ
25	K2	VDDIO	CLOCK	PA8	I/O	XOUT32 <sup>(4)</sup>	O	PWMC1_PWMH3	O	AFE0_ADTRG	I	–	–	–	–	PIO, HiZ
54	J9	VDDIO	GPIO_AD	PA9	I/O	WKUP6/PIODC3 <sup>(3)</sup>	I	URXD0	I	ISI_D3	I	PWMC0_PWMI0	I	–	–	PIO, I, PU, ST
46	K9	VDDIO	GPIO_AD	PA10	I/O	PIODC4 <sup>(2)</sup>	I	UTXD0	O	PWMC0_PWMEXTRG0	I	RD	I	–	–	PIO, I, PU, ST
44	J8	VDDIO	GPIO_AD	PA11	I/O	WKUP7/PIODC5 <sup>(3)</sup>	I	QCS	O	PWMC0_PWMH0	O	PWMC1_PWML0	O	–	–	PIO, I, PU, ST
48	K10	VDDIO	GPIO_AD	PA12	I/O	PIODC6 <sup>(2)</sup>	I	QIO1	I/O	PWMC0_PWMH1	O	PWMC1_PWMH0	O	–	–	PIO, I, PU, ST
27	G5	VDDIO	GPIO_AD	PA13	I/O	PIODC7 <sup>(2)</sup>	I	QIO0	I/O	PWMC0_PWMH2	O	PWMC1_PWML1	O	–	–	PIO, I, PU, ST
34	H6	VDDIO	GPIO_CLK	PA14	I/O	WKUP8/PIODCEN1 <sup>(3)</sup>	I	QSCK	O	PWMC0_PWMH3	O	PWMC1_PWMH1	O	–	–	PIO, I, PU, ST
33	J6	VDDIO	GPIO_AD	PA15	I/O	–	I	D14	I/O	TIOA1	I/O	PWMC0_PWML3	O	–	–	PIO, I, PU, ST
30	J5	VDDIO	GPIO_AD	PA16	I/O	–	I	D15	I/O	TIOB1	I/O	PWMC0_PWML2	O	–	–	PIO, I, PU, ST
16	G1	VDDIO	GPIO_AD	PA17	I/O	AFE0_AD6 <sup>(5)</sup>	I	QIO2	I/O	PCK1	O	PWMC0_PWMH3	O	–	–	PIO, I, PU, ST
15	G2	VDDIO	GPIO_AD	PA18	I/O	AFE0_AD7 <sup>(5)</sup>	I	PWMC1_PWMEXTRG1	I	PCK2	O	A14	O	–	–	PIO, I, PU, ST
14	F1	VDDIO	GPIO_AD	PA19	I/O	AFE0_AD8/WKUP9 <sup>(5)</sup>	I	–	–	PWMC0_PWML0	O	A15	O	–	–	PIO, I, PU, ST
13	F2	VDDIO	GPIO_AD	PA20	I/O	AFE0_AD9/WKUP10 <sup>(6)</sup>	I	–	–	PWMC0_PWML1	O	A16/BA0	O	–	–	PIO, I, PU, ST
21	J1	VDDIO	GPIO_AD	PA21	I/O	AFE0_AD1/ PIODCEN2 <sup>(8)</sup>	I	RXD1	I	PCK1	O	PWMC1_PWMI0	I	–	–	PIO, I, PU, ST
26	J3	VDDIO	GPIO_AD	PA22	I/O	PIODCCLK <sup>(2)</sup>	I	RK	I/O	PWMC0_PWMEXTRG1	I	NCS2	O	–	–	PIO, I, PU, ST
31	K5	VDDIO	GPIO_AD	PA23	I/O	–	–	SCK1	I/O	PWMC0_PWMH0	O	A19	O	PWMC1_PWML2	O	PIO, I, PU, ST
38	K7	VDDIO	GPIO_AD	PA24	I/O	–	–	RTS1	O	PWMC0_PWMH1	O	A20	O	ISL_PCK	I	PIO, I, PU, ST
40	H7	VDDIO	GPIO_AD	PA25	I/O	–	–	CTS1	I	PWMC0_PWMH2	O	A23	O	MCCK	O	PIO, I, PU, ST
42	K8	VDDIO	GPIO	PA26	I/O	–	–	DCD1	I	TIOA2	O	MCDA2	I/O	PWMC1_PWMI1	I	PIO, I, PU, ST
50	H8	VDDIO	GPIO_AD	PA27	I/O	–	–	DTR1	O	TIOB2	I/O	MCDA3	I/O	ISL_D7		PIO, I, PU, ST
79	A9	VDDIO	GPIO	PA28	I/O	–	–	DSR1	I	TCLK1	I	MCCDA	I/O	PWMC1_PWMI2	I	PIO, I, PU, ST
82	C7	VDDIO	GPIO	PA30	I/O	WKUP11 <sup>(1)</sup>	I	PWMC0_PWML2	O	PWMC1_PWMEXTRG0	I	MCDA0	I/O	–	–	PIO, I, PU, ST
83	A7	VDDIO	GPIO_AD	PA31	I/O	–	–	SPIO_NPCS1	I/O	PCK2	O	MCDA1	I/O	PWMC1_PWMH2	O	PIO, I, PU, ST
12	E1	VDDIO	GPIO	PB0	I/O	AFE0_AD10/ RTCOUT0 <sup>(7)</sup>	I	PWMC0_PWMH0	O	–	–	RXD0	I	TF	I/O	PIO, I, PU, ST

Table 4-2. 100-lead Package Pinout

LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
11	E2	VDDIO	GPIO	PB1	I/O	AFE1_AD0/ RTCOUT1 <sup>(7)</sup>	I	PWMC0_PWMH1	O	GTSUCOMP	O	TXD0	I/O	TK	I/O	PIO, I, PU, ST
17	H1	VDDIO	GPIO	PB2	I/O	AFE0_AD5 <sup>(5)</sup>	I	CANTX0	O	–	–	CTS0	I	SPI0_NPCS0	I/O	PIO, I, PU, ST
20	H2	VDDIO	GPIO_AD	PB3	I/O	AFE0_AD2/WKUP12 <sup>(6)</sup>	I	CANRX0	I	PCK2	O	RTS0	O	ISL_D2	I	PIO, I, PU, ST
74	B9	VDDIO	GPIO_MLB	PB4	I/O	TDI <sup>(9)</sup>	I	TWD1	I/O	PWMC0_PWMH2	O	–	–	TXD1	I/O	PIO, I, PD, ST
77	C8	VDDIO	GPIO_MLB	PB5	I/O	TDO/TRACESWO/ WKUP13 <sup>(9)</sup>	O	TWCK1	O	PWMC0_PWML0	O	–	–	TD	O	O, PU
57	G8	VDDIO	GPIO	PB6	I/O	SWDIO/TMS <sup>(9)</sup>	I	–	–	–	–	–	–	–	–	PIO,I,ST
63	E9	VDDIO	GPIO	PB7	I/O	SWCLK/TCK <sup>(9)</sup>	I	–	–	–	–	–	–	–	–	PIO,I,ST
98	A2	VDDIOP	CLOCK	PB8	I/O	XOUT <sup>(10)</sup>	O	–	–	–	–	–	–	–	–	PIO, HiZ
99	A1	VDDIOP	CLOCK	PB9	I/O	XIN <sup>(10)</sup>	I	–	–	–	–	–	–	–	–	PIO, HiZ
61	F8	VDDIO	GPIO	PB12	I/O	ERASE <sup>(9)</sup>	I	PWMC0_PWML1	O	GTSUCOMP	O	–	–	PCK0	O	PIO, I, PD, ST
100	B2	VDDIO	GPIO_AD	PB13	I/O	DACO <sup>(11)</sup>	O	PWMC0_PWML2	O	PCK0	O	SCK0	I/O	–	–	PIO, I, PU, ST
1	C1	VDDIO	GPIO_AD	PD0	I/O	DAC1 <sup>(11)</sup>	I	GTXC	I	PWMC1_PWML0	O	SPI1_NPCS1		DCD0	I	PIO, I, PU, ST
92	D2	VDDIO	GPIO	PD1	I/O	–	–	GTZEN	O	PWMC1_PWMH0	O	SPI1_NPCS2	I/O	DTR0	O	PIO, I, PU, ST
91	E3	VDDIO	GPIO	PD2	I/O	–	–	GTX0	O	PWMC1_PWML1	O	SPI1_NPCS3	I/O	DSR0	I	PIO, I, PU, ST
89	B5	VDDIO	GPIO	PD3	I/O	–	–	GTX1	O	PWMC1_PWMH1	O	UTXD4	O	RI0	I	PIO, I, PU, ST
88	A5	VDDIO	GPIO_CLK	PD4	I/O	–	–	GRXDV	I	PWMC1_PWML2	O	TRACED0	O	DCD2	I	PIO, I, PU, ST
87	D5	VDDIO	GPIO_CLK	PD5	I/O	–	–	GRX0	I	PWMC1_PWMH2	O	TRACED1	O	DTR2	O	PIO, I, PU, ST
85	B6	VDDIO	GPIO_CLK	PD6	I/O	–	–	GRX1	I	PWMC1_PWML3	O	TRACED2	O	DSR2	I	PIO, I, PU, ST
84	A6	VDDIO	GPIO_CLK	PD7	I/O	–	–	GRXER	I	PWMC1_PWMH3	O	TRACED3	O	RI2	I	PIO, I, PU, ST
80	B7	VDDIO	GPIO_CLK	PD8	I/O	–	–	GMDC	O	PWMC0_PWMF1	I	–	–	TRACECLK	O	PIO, I, PU, ST
78	B8	VDDIO	GPIO_CLK	PD9	I/O	–	–	GMDIO	I/O	PWMC0_PWMF2		AFE1_ADTRG	I	–	O	PIO, I, PU, ST
71	C9	VDDIO	GPIO_MLB	PD10	I/O	–	–	GCRS	I	PWMC0_PWML0	O	TD	O	–	–	PIO, I, PD, ST
69	D9	VDDIO	GPIO_AD	PD11	I/O	–	–	GRX2	I	PWMC0_PWMH0	O	GTSUCOMP	O	ISL_D5	I	PIO, I, PU, ST
65	E10	VDDIO	GPIO_AD	PD12	I/O	–	–	GRX3	I	CANTX1	O	SPI0_NPCS2	O	ISL_D6	I	PIO, I, PU, ST
62	E8	VDDIO	GPIO_CLK	PD13	I/O	–	–	GCOL	I	–	–	SDA10	O	–	–	PIO, I, PU, ST
59	F10	VDDIO	GPIO_AD	PD14	I/O	–	–	GRXC	I	–	–	SDCKE	O	–	–	PIO, I, PU, ST
75	B10	VDDIO	GPIO_AD	PD15	I/O	–	–	GTX2	O	RXD2	I	NWR1/NBS1	O	–	–	PIO, I, PU, ST
56	G9	VDDIO	GPIO_AD	PD16	I/O	–	–	GTX3	O	TXD2	I/O	RAS	O	–	–	PIO, I, PU, ST
53	J10	VDDIO	GPIO_AD	PD17	I/O	–	–	GTXER		SCK2	I/O	CAS	O	–	–	PIO, I, PU, ST
49	K6	VDDIO	GPIO_AD	PD18	I/O	–	–	NCS1/SDCS	O	RTS2	O	URXD4	I	–	–	PIO, I, PU, ST
47	K4	VDDIO	GPIO_AD	PD19	I/O	–	–	NCS3	O	CTS2	I	UTXD4	O	–	–	PIO, I, PU, ST
45	K3	VDDIO	GPIO	PD20	I/O	–	–	PWMC0_PWMH0	O	SPI0_MISO	I/O	GTSUCOMP	O	–	–	PIO, I, PU, ST
43	H5	VDDIO	GPIO_AD	PD21	I/O	–	–	PWMC0_PWMH1	O	SPI0_MOSI	I/O	TIOA11	I/O	ISL_D1	I	PIO, I, PU, ST

Table 4-2. 100-lead Package Pinout


LQFP Pin	LFBGA Ball	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
				Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
41	J4	VDDIO	GPIO_AD	PD22	I/O	-	-	PWMC0_PWMH2	O	SPI0_SPCK	O	TIOB11	I/O	ISL_D0	I	PIO, I, PU, ST
37	G4	VDDIO	GPIO_AD	PD24	I/O	-	-	PWMC0_PWML0	O	RF	I/O	TCLK11	I	ISL_HSYNC	I	PIO, I, PU, ST
35	H3	VDDIO	GPIO_AD	PD25	I/O	-	-	PWMC0_PWML1	O	SPI0_NPCS1	I/O	URXD2	I	ISL_VSYNC	I	PIO, I, PU, ST
36	G3	VDDIO	GPIO	PD26	I/O	-	-	PWMC0_PWML2	O	TD	O	UTXD2	O	UTXD1	O	PIO, I, PU, ST
32	H4	VDDIO	GPIO_AD	PD27	I/O	-	-	PWMC0_PWML3	O	SPI0_NPCS3	O	TWD2	O	ISL_D8	I	PIO, I, PU, ST
51	J7	VDDIO	GPIO_AD	PD28	I/O	WKUP5 <sup>(1)</sup>		URXD3	I	CANRX1	I	TWCK2	O	ISL_D9	I	PIO, I, PU, ST
23	K1	VDDIO	GPIO_AD	PD30	I/O	AFE0_AD0 <sup>(5)</sup>	I	UTXD3	O	-	-	-	-	ISL_D10	I	PIO, I, PU, ST
2	B1	VDDIO	GPIO_AD	PD31	I/O	-	-	QIO3	I/O	UTXD3	O	PCK2	O	ISL_D11	I	PIO, I, PU, ST
4	C3	VDDOUT	Power	VDDOUT	I	-	-	-	-	-	-	-	-	-	-	-
5	C2	VDDIN	Power	VDDIN	I	-	-	-	-	-	-	-	-	-	-	-
6	D3	GND	Ground	VREFN	I	-	-	-	-	-	-	-	-	-	-	-
9	D1	VDDIO	Power	VREFP	I	-	-	-	-	-	-	-	-	-	-	-
58	G10	VDDIO	RST	NRST	I	-	-	-	-	-	-	-	-	-	-	PIO, I, PU
60	F7	VDDIO	TEST	TST	I	-	-	-	-	-	-	-	-	-	-	I, PD
19, 28, 68, 81	C5, F3, G7	VDDIO	Power	VDDIO	I	-	-	-	-	-	-	-	-	-	-	-
73	A10	VDDIO	TEST	JTAGSEL	I	-	-	-	-	-	-	-	-	-	-	I, PD
18, 22, 39, 76	C6, D6, G6	VDDCORE	Power	VDDCORE	I	-	-	-	-	-	-	-	-	-	-	-
86	D7	VDDPLL	Power	VDDPLL	I	-	-	-	-	-	-	-	-	-	-	-
93	E5	VDDUTMII	Power	VDDUTMII	I	-	-	-	-	-	-	-	-	-	-	-
94	A4	VDDUTMII	USBHS	HSDM	I/O	-	-	-	-	-	-	-	-	-	-	-
95	B4	VDDUTMII	USBHS	HSDP	I/O	-	-	-	-	-	-	-	-	-	-	-
3, 7, 8, 10, 29, 67	E7, F4, F5, F6	GND	Ground	GND	I	-	-	-	-	-	-	-	-	-	-	-
	D4	GNDANA	Ground	GNDANA	I	-	-	-	-	-	-	-	-	-	-	-
	A8	GNDUTMI	Ground	GNDUTMI	I	-	-	-	-	-	-	-	-	-	-	-
	C4	GNDPLLUSB	Ground	GNDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-
	E4	GNDPLL	Ground	GNDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-
96	B3	VDDUTMIC	Power	VDDUTMIC	I	-	-	-	-	-	-	-	-	-	-	-
97	A3	-	VBG	VBG	I	-	-	-	-	-	-	-	-	-	-	-
90	E6	VDDPLLUSB	Power	VDDPLLUSB	I	-	-	-	-	-	-	-	-	-	-	-

- Notes:
1. WKUPx can be used if the PIO Controller defines the I/O line as "input".
  2. To select this extra function, refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  3. PIODCEN1/PIODCx has priority over WKUPx. Refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  4. Refer to [Section 21.4.2 "Slow Clock Generator"](#).
  5. To select this extra function, refer to [Section 48.5.1 "I/O Lines"](#)
  6. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). WKUPx can be used if the PIO controller defines the I/O line as "input".
  7. Analog input has priority over RTCOUTx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). Refer to [Section 25.5.8 "Waveform Generation"](#) to select RTCOUTx.
  8. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 "I/O Lines"](#). To select PIODCEN2, refer to [Section 30.5.15 "Parallel Capture Mode"](#).
  9. Refer to the System I/O Configuration Register in [Section 17. "Bus Matrix \(MATRIX\)"](#).
  10. Refer to [Section 28.5.3 "3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator"](#).
  11. DAC0 is selected when DACC\_CHER.CH0 is set. DAC1 is selected when DACC\_CHER.CH1 is set. Refer to [Section 49.7.4 "DACC Channel Enable Register"](#).

## 4.5 64-lead Packages

### 4.5.1 64-pin LQFP Package Outline

Figure 4-5. Orientation of the 64-pin LQFP Package





## 4.6 64-lead Package Pinout

Table 4-3. 64-lead Package Pinout

LQFP Pin	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
			Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
40	VDDIO	GPIO_AD	PA3	I/O	PIODC0 <sup>(1)</sup>	I	<sup>(2)</sup> TWD0	I/O	LONCOL1	I	PCK2	O	–	–	PIO, I, PU, ST
34	VDDIO	GPIO	PA4	I/O	WKUP3/PIODC1 <sup>(2)</sup>	I	TWCK0	O	TCLK0	I	UTXD1	O	–	–	PIO, I, PU, ST
32	VDDIO	GPIO_AD	PA5	I/O	WKUP4/PIODC2 <sup>(2)</sup>	I	PWMC1_PWML3	O	ISL_D4	I	URXD1	I	–	–	PIO, I, PU, ST
15	VDDIO	CLOCK	PA7	I/O	XIN32 <sup>(3)</sup>	I	–	–	PWMC0_PWMH3	–	–	–	–	–	PIO, HiZ
16	VDDIO	CLOCK	PA8	I/O	XOUT32 <sup>(3)</sup>	O	PWMC1_PWMH3	O	AFE0_ADTRG	I	–	–	–	–	PIO, HiZ
33	VDDIO	GPIO_AD	PA9	I/O	WKUP6/PIODC3 <sup>(2)</sup>	I	URXD0	I	ISL_D3	I	PWMC0_PWMF10	I	–	–	PIO, I, PU, ST
28	VDDIO	GPIO_AD	PA10	I/O	PIODC4 <sup>(1)</sup>	I	UTXD0	O	PWMC0_PWMEXTRG0	I	RD	I	–	–	PIO, I, PU, ST
27	VDDIO	GPIO_AD	PA11	I/O	WKUP7/PIODC5 <sup>(2)</sup>	I	QCS	O	PWMC0_PWMH0	O	PWMC1_PWML0	O	–	–	PIO, I, PU, ST
29	VDDIO	GPIO_AD	PA12	I/O	PIODC6 <sup>(1)</sup>	I	QIO1	I/O	PWMC0_PWMH1	O	PWMC1_PWMH0	O	–	–	PIO, I, PU, ST
18	VDDIO	GPIO_AD	PA13	I/O	PIODC7 <sup>(1)</sup>	I	QIO0	I/O	PWMC0_PWMH2	O	PWMC1_PWML1	O	–	–	PIO, I, PU, ST
19	VDDIO	GPIO_CLK	PA14	I/O	WKUP8/PIODCEN1 <sup>(2)</sup>	I	QSCK	O	PWMC0_PWMH3	O	PWMC1_PWMH1	O	–	–	PIO, I, PU, ST
12	VDDIO	GPIO_AD	PA21	I/O	AFE0_AD1/ PIODCEN2 <sup>(7)</sup>	I	RXD1	I	PCK1	O	PWMC1_PWMF10	I	–	–	PIO, I, PU, ST
17	VDDIO	GPIO_AD	PA22	I/O	PIODCCLK <sup>(1)</sup>	I	RK	I/O	PWMC0_PWMEXTRG1	I	NCS2	O	–	–	PIO, I, PU, ST
23	VDDIO	GPIO_AD	PA24	I/O	–	–	RTS1	O	PWMC0_PWMH1	O	A20	O	ISL_PCK	I	PIO, I, PU, ST
30	VDDIO	GPIO_AD	PA27	I/O	–	–	DTR1	O	TIOB2	I/O	MCDA3	I/O	ISL_D7		PIO, I, PU, ST
8	VDDIO	GPIO	PB0	I/O	AFE0_AD10/ RTCOUT0 <sup>(6)</sup>	I	PWMC0_PWMH0	O	–	–	RXD0	I	TF	I/O	PIO, I, PU, ST
7	VDDIO	GPIO	PB1	I/O	AFE1_AD0/ RTCOUT1 <sup>(6)</sup>	I	PWMC0_PWMH1	O	GTSUCOMP	O	TXD0	I/O	TK	I/O	PIO, I, PU, ST
9	VDDIO	GPIO	PB2	I/O	AFE0_AD5 <sup>(4)</sup>	I	CANTX0	O	–	–	CTS0	I	SPI0_NPCS0	I/O	PIO, I, PU, ST
11	VDDIO	GPIO_AD	PB3	I/O	AFE0_AD2/WKUP12 <sup>(6)</sup>	I	CANRX0	I	PCK2	O	RTS0	O	ISL_D2	I	PIO, I, PU, ST
46	VDDIO	GPIO_MLB	PB4	I/O	TDI <sup>(6)</sup>	I	TWD1	I/O	PWMC0_PWMH2	O	–	–	TXD1	I/O	PIO, I, PD, ST
47	VDDIO	GPIO_MLB	PB5	I/O	TDO/TRACESWO/ WKUP13 <sup>(8)</sup>	O	TWCK1	O	PWMC0_PWML0	O	–	–	TD	O	O, PU
35	VDDIO	GPIO	PB6	I/O	SWDIO/TMS <sup>(6)</sup>	I	–	–	–	–	–	–	–	–	PIO, I, ST
39	VDDIO	GPIO	PB7	I/O	SWCLK/TCK <sup>(6)</sup>	I	–	–	–	–	–	–	–	–	PIO, I, ST
62	VDDIOP	CLOCK	PB8	I/O	XOUT <sup>(9)</sup>	O	–	–	–	–	–	–	–	–	PIO, HiZ
63	VDDIOP	CLOCK	PB9	I/O	XIN <sup>(9)</sup>	I	–	–	–	–	–	–	–	–	PIO, HiZ
38	VDDIO	GPIO	PB12	I/O	ERASE <sup>(6)</sup>	I	PWMC0_PWML1	O	GTSUCOMP	O	–	–	PCK0	O	PIO, I, PD, ST
1	VDDIO	GPIO_AD	PD0	I/O	DAC1 <sup>(10)</sup>	I	GTXCK	I	PWMC1_PWML0	O	SPI1_NPCS1		DCD0	I	PIO, I, PU, ST
57	VDDIO	GPIO	PD1	I/O	–	–	GTXEN	O	PWMC1_PWMH0	O	SPI1_NPCS2	I/O	DTR0	O	PIO, I, PU, ST
56	VDDIO	GPIO	PD2	I/O	–	–	GTX0	O	PWMC1_PWML1	O	SPI1_NPCS3	I/O	DSR0	I	PIO, I, PU, ST
55	VDDIO	GPIO	PD3	I/O	–	–	GTX1	O	PWMC1_PWMH1	O	UTXD4	O	RI0	I	PIO, I, PU, ST

Table 4-3. 64-lead Package Pinout

LQFP Pin	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral A		PIO Peripheral B		PIO Peripheral C		PIO Peripheral D		Reset State
			Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST
54	VDDIO	GPIO_CLK	PD4	I/O	–	–	GRXDV	I	PWMC1_PWML2	O	TRACED0	O	DCD2	I	PIO, I, PU, ST
53	VDDIO	GPIO_CLK	PD5	I/O	–	–	GRX0	I	PWMC1_PWMH2	O	TRACED1	O	DTR2	O	PIO, I, PU, ST
51	VDDIO	GPIO_CLK	PD6	I/O	–	–	GRX1	I	PWMC1_PWML3	O	TRACED2	O	DSR2	I	PIO, I, PU, ST
50	VDDIO	GPIO_CLK	PD7	I/O	–	–	GRXER	I	PWMC1_PWMH3	O	TRACED3	O	RI2	I	PIO, I, PU, ST
49	VDDIO	GPIO_CLK	PD8	I/O	–	–	GMDC	O	PWMC0_PWMF1	I	–	–	TRACECLK	O	PIO, I, PU, ST
48	VDDIO	GPIO_CLK	PD9	I/O	–	–	GMDIO	I/O	PWMC0_PWMF2		AFE1_ADTRG	I	–	O	PIO, I, PU, ST
44	VDDIO	GPIO_MLB	PD10	I/O	–	–	GCRS	I	PWMC0_PWML0	O	TD	O	–	–	PIO, I, PD, ST
43	VDDIO	GPIO_AD	PD11	I/O	–	–	GRX2	I	PWMC0_PWMH0	O	GTSUCOMP	O	ISI_D5	I	PIO, I, PU, ST
41	VDDIO	GPIO_AD	PD12	I/O	–	–	GRX3	I	CANTX1	O	SPI0_NPCS2	O	ISI_D6	I	PIO, I, PU, ST
26	VDDIO	GPIO_AD	PD21	I/O	–	–	PWMC0_PWMH1	O	SPI0_MOSI	I/O	TIOA11	I/O	ISI_D1	I	PIO, I, PU, ST
25	VDDIO	GPIO_AD	PD22	I/O	–	–	PWMC0_PWMH2	O	SPI0_SPCK	O	TIOB11	I/O	ISI_D0	I	PIO, I, PU, ST
22	VDDIO	GPIO_AD	PD24	I/O	–	–	PWMC0_PWML0	O	RF	I/O	TCLK11	I	ISI_HSYNC	I	PIO, I, PU, ST
20	VDDIO	GPIO_AD	PD25	I/O	–	–	PWMC0_PWML1	O	SPI0_NPCS1	I/O	URXD2	I	ISI_VSYNC	I	PIO, I, PU, ST
21	VDDIO	GPIO	PD26	I/O	–	–	PWMC0_PWML2	O	TD	O	UTXD2	O	UTXD1	O	PIO, I, PU, ST
2	VDDIO	GPIO_AD	PD31	I/O	–	–	QIO3	I/O	UTXD3	O	PCK2	O	ISI_D11	I	PIO, I, PU, ST
3	VDDOUT	Power	VDDOUT	I	–	–	–	–	–	–	–	–	–	–	–
4	VDDIN	Power	VDDIN	I	–	–	–	–	–	–	–	–	–	–	–
5	VDDIO	Power	VREFP	I	–	–	–	–	–	–	–	–	–	–	–
36	VDDIO	RST	NRST	I	–	–	–	–	–	–	–	–	–	–	PIO, I, PU
37	VDDIO	TEST	TST	I	–	–	–	–	–	–	–	–	–	–	I, PD
10, 42, 58	VDDIO	Power	VDDIO	I	–	–	–	–	–	–	–	–	–	–	–
45	VDDIO	TEST	JTAGSEL	I	–	–	–	–	–	–	–	–	–	–	I, PD
13, 24, 61	VDDCORE	Power	VDDCORE	I	–	–	–	–	–	–	–	–	–	–	–
52	VDDPLL	Power	VDDPLL	I	–	–	–	–	–	–	–	–	–	–	–
59	VDDUTMII	USBHS	DM	I/O	–	–	–	–	–	–	–	–	–	–	–
60	VDDUTMII	USBHS	DP	I/O	–	–	–	–	–	–	–	–	–	–	–
6, 14, 31	GND	Ground	GND	I	–	–	–	–	–	–	–	–	–	–	–
64	VDDPLLUSB	Power	VDDPLLUSB	I	–	–	–	–	–	–	–	–	–	–	–

- Notes:
1. To select this extra function, refer to [Section 30.5.15 “Parallel Capture Mode”](#).
  2. PIODCEN1/PIOCx has priority over WKUPx. Refer to [Section 30.5.15 “Parallel Capture Mode”](#).
  3. Refer to [Section 21.4.2 “Slow Clock Generator”](#).
  4. To select this extra function, refer to [Section 48.5.1 “I/O Lines”](#).
  5. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 “I/O Lines”](#). WKUPx can be used if the PIO controller defines the I/O line as "input".
  6. Analog input has priority over RTCOUTx pin. To select the analog input, refer to [Section 48.5.1 “I/O Lines”](#). Refer to [Section 25.5.8 “Waveform Generation”](#) to select RTCOUTx.
  7. Analog input has priority over WKUPx pin. To select the analog input, refer to [Section 48.5.1 “I/O Lines”](#). To select PIODCEN2, refer to [Section 30.5.15 “Parallel Capture Mode”](#).
  8. Refer to the System I/O Configuration Register in [Section 17. “Bus Matrix \(MATRIX\)”](#).
  9. Refer to [Section 28.5.3 “3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator”](#).
  10. DAC0 is selected when DACC\_CHER.CH0 is set. DAC1 is selected when DACC\_CHER.CH1 is set. Refer to [Section 49.7.4 “DACC Channel Enable Register”](#).

## 5. Power Considerations

### 5.1 Power Supplies

Table 5-1 defines the power supply rails of the SAM E70 and the estimated power consumption at typical voltage.

Table 5-1. Power Supplies

Name	Voltage Range, Nominal	Associated Ground	Powers
VDDCORE	1.08V–1.32V	GND	Core, embedded memories and peripherals
VDDIO	1.62V–3.6V	GND	Peripheral I/O lines (Input/Output Buffers), backup part, 1 Kbytes of Backup SRAM, 32 kHz crystal oscillator, oscillator pads
VDDIN	1.62V–3.6V	GND, GNDANA	Voltage regulator input. Supplies also the ADC, DAC and analog voltage comparator.
VDDPLL	1.08V–1.32V	GND	PLLA and the fast RC oscillator
VDDPLLUSB	3.0V–3.6V	GND	UTMI PLL and the 3 to 20 MHz oscillator. For USB operations, VDDPLLUSB should be between 3.0V and 3.6V.
VDDUTMII	3.0V–3.6V	GNDUTMI	USB transceiver interface. Must be connected to VDDIO. For USB operations, VDDUTMII and VDDIO voltage ranges must be from 3.0V to 3.6V
VDDUTMIC	1.08V–1.32V	GNDUTMI	USB transceiver core

### 5.2 Power Constraints

The following power constraints apply to SAM E70 devices. Deviating from these constraints may lead to unpredictable results.

- VDDIN and VDDIO must have the same level
- VDDIN and VDDIO must always be higher than or equal to VDDCORE
- VDDCORE, VDDPLL and VDDUTMIC voltage levels must not vary by more than 0.6V.
- For the USB to be operational, VDDUTMII, VDDPLLUSB and VDDIO must be higher than or equal to 3.0V.

## 5.2.1 Power-up


VDDIO and VDDIN must rise simultaneously, prior to VDDCORE, VDDPLL and VDDUTMIC rising. This is respected if VDDCORE, VDDPLL and VDDUTMIC are supplied by the embedded voltage regulator.

If VDDCORE is powered by an external voltage regulator, VDDIO and VDDIN must reach their minimum operating voltage (1.62V) before VDDCORE has reached  $V_{DDCORE_{min}}$ . The minimum slope for VDDCORE is defined by:

$$(V_{DDCORE_{min}} - V_{T+}) / (t_{RES})$$

If VDDCORE rises at the same time as VDDIO and VDDIN, the rising slope of VDDIO and VDDIN must be higher than or equal to 2.4V/ms. Refer to [Table 54-8 “VDDIO Power-On Reset Characteristics”](#).


**Figure 5-1. Power-up Sequence**



## 5.2.2 Power-down

If VDDCORE, VDDPLL and VDDUTMIC are not supplied by the embedded voltage regulator, VDDIO, VDDIN, VDDPLLUSB and VDDUTMII should fall simultaneously, prior to VDDCORE, VDDPLL and VDDUTMIC falling. The VDDCORE falling slope must not be faster than 20V/ms.

**Figure 5-2. Power-down Sequence**



### 5.3 Voltage Regulator

The SAM E70 embeds a voltage regulator that is managed by the Supply Controller.

For adequate input and output power supply decoupling/bypassing, refer to [Table 54-3 “1.2V Voltage Regulator Characteristics”](#).

### 5.4 Backup SRAM Power Switch

The SAM E70 embeds a power switch to supply the 1 Kbyte of backup SRAM. It is activated only when VDDCORE is switched off to ensure retention of the contents of the backup SRAM. When VDDCORE is switched on, the backup SRAM is powered with VDDCORE.

To save the power consumption of the backup SRAM, the user can disable the backup SRAM power switch by clearing the bit SRAMON in the Supply Controller Mode Register (SUPC\_MR). By default, after VDDIO rises, the backup SRAM power switch is enabled.

### 5.5 Typical Powering Schematics

The SAM E70 supports a 1.62V–3.6V single-supply mode. The internal regulator input is connected to the source and its output feeds VDDCORE.

### 5.6 Active Mode

Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLLA. The Power Management Controller can be used to adapt the core, bus and peripheral frequencies and to enable and/or disable the peripheral clocks.

## 5.7 Low-power Modes

The SAM E70 features low-power modes:

- Backup mode
- Wait mode
- Sleep mode

### 5.7.1 Backup Mode

The purpose of Backup mode is to achieve the lowest power consumption possible in a system which is performing periodic wake-ups to perform tasks but not requiring fast startup time.

The Supply Controller, zero-power power-on reset, RTT, RTC, backup SRAM, backup registers and 32 kHz oscillator (RC or crystal oscillator selected by software in the Supply Controller) are running. The regulator and the core supply are off.

Backup mode is based on the Cortex-M7 Deep Sleep mode with the voltage regulator disabled.

Wake-up from Backup mode is done through WKUP0–13 pins, the supply monitor (SM), the RTT, or an RTC wake-up event.

Backup mode is entered by using bit VROFF in the Supply Controller Control Register (SUPC\_CR) and the SLEEPDEEP bit in the Cortex-M7 System Control Register set to 1. Refer to information on Power Management in the ARM Cortex-M7 documentation available at [www.arm.com](http://www.arm.com).

To enter Backup mode, follow the steps below:

1. Set the SLEEPDEEP bit of the Cortex-M7 processor.
2. Set the VROFF bit of SUPC\_CR.

Exit from Backup mode occurs as a result of one of the following enabled wake-up events:

- WKUP0–13 pins (level transition, configurable debouncing)
- Supply Monitor alarm
- RTC alarm
- RTT alarm

### 5.7.2 Wait Mode

The purpose of Wait mode is to achieve very low power consumption while maintaining the whole device in a powered state for a startup time of less than 10  $\mu$ s.

In Wait mode, the clocks of the core, peripherals and memories are stopped. However, the core, peripherals and memories power supplies are still powered.

Wait mode is entered when the bit WAITMODE is set in CKGR\_MOR and the field FLPM is configured to 00 or 01 in the PMC Fast Startup Mode register (PMC\_FSMR).

The Cortex-M is able to handle external events or internal events in order to wake up the core. This is done by configuring the external lines WKUP0–13 as fast startup wake-up pins (refer to [Section 5.9 “Fast Startup”](#)). RTC or RTT alarms or USB wake-up events can be used to wake up the processor. Resume from Wait mode is also achieved when a debug request occurs and the bit CDBGPWRUPREQ is set in the processor.

To enter Wait mode, follow the steps below:

1. Select the 4/8/12 MHz fast RC oscillator as Main Clock.
2. Configure the FLPM field in the PMC\_FSMR.
3. Set Flash Wait State at 0.
4. Set HCLK = MCK by configuring MDIV to 0 in the PMC Master Clock register (PMC\_MCKR).
5. Set the WAITMODE bit in the PMC Clock Generator Main Oscillator register (CKGR\_MOR).
6. Wait for MCKRDY = 1 in the PMC Status register (PMC\_SR).

Note: Internal main clock resynchronization cycles are necessary between writing the MOSCRGEN bit and the entry in Wait mode. Depending on the user application, waiting for MOSCRGEN bit to be cleared is recommended to ensure that the core will not execute undesired instructions.

### 5.7.3 Sleep Mode

The purpose of sleep mode is to optimize power consumption of the device versus response time. In this mode, only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in this mode is application-dependent.

This mode is entered using the instruction Wait for Interrupt (WFI).

Processor wake-up is triggered by an interrupt if the WFI instruction of the Cortex-M processor is used.



### 5.7.4 Low-Power Mode Summary Table

The modes detailed above are the main low-power modes. Each part can be set to on or off separately and wake up sources can be individually configured. [Table 5-2](#) below shows a summary of the configurations of the low-power modes.

**Table 5-2. Low-power Mode Configuration Summary**

Mode	SUPC, 32 kHz Oscillator, RTC, RTT Backup SRAM, Backup Registers, POR (Backup Region)	Regulator	Core Memory Peripherals	Mode Entry Configuration	Potential Wake-Up Sources	Core at Wake-Up	PIO State while in Low Power Mode	PIO State at Wake-Up	Consumption (2) (3)	Wake-up Time <sup>(1)</sup>
Backup Mode	ON	OFF	OFF (Not powered)	VROFF = 1 SLEEPDEEP = 1	WKUP0–13 pins Supply Monitor RTC alarm RTT alarm	Reset	Cleared	PIOA & PIOB & PIOC & PIOD & PIOE Inputs with pull ups	TBD $\mu\text{A}$ @ worst case process, typ voltage, 25°C <sup>(4)</sup>	< 2 ms
Wait Mode w/Flash in Deep Power Down mode	ON	ON	Powered (Not clocked)	MDIV = 0 WAITMODE = 1 SLEEPDEEP = 0 LPM = 1 FLPM = 1	WKUP0–13 pins RTC RTT USBHS Processor debug <sup>(9)</sup> GMAC Wake on LAN event Wake-up from CAN <sup>(10)</sup>	Clocked back <sup>(6)</sup>	Previous state maintained	Unchanged	TBD $\mu\text{A}$	< 10 $\mu\text{s}$
Wait Mode w/Flash in Standby mode	ON	ON	Powered (Not clocked)	MDIV = 0 WAITMODE = 1 SLEEPDEEP = 0 LPM = 1 FLPM = 0	WKUP0–13 pins RTC RTT USBHS Processor debug <sup>(9)</sup> GMAC Wake on LAN Wake-up from CAN <sup>(10)</sup>	Clocked back <sup>(6)</sup>	Previous state maintained	Unchanged	TBD $\mu\text{A}$ <sup>(5)</sup>	< 10 $\mu\text{s}$
Sleep Mode	ON	ON	Powered <sup>(7)</sup> (Not clocked)	WFI SLEEPDEEP = 0 LPM = 0	Entry mode =WFI Interrupt only; Any enabled Interrupt	Clocked back	Previous state maintained	Unchanged	<sup>(8)</sup>	<sup>(8)</sup>

- Notes:
1. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched.
  2. The external loads on PIOs are not taken into account in the calculation.
  3. Supply Monitor current consumption is not included.
  4. Total current consumption.
  5. TBD  $\mu\text{A}$  on VDDCORE, TBD  $\mu\text{A}$  for total current consumption (using internal voltage regulator), TBD  $\mu\text{A}$  for total current consumption (without using internal voltage regulator).
  6. HCLK = MCK. The user may need to revert back to the previous clock configuration.
  7. Depends on MCK frequency.
  8. In this mode, the core is supplied and not clocked. Some peripherals can be clocked.
  9. Resume from Wait mode if a debug request occurs (CDBGPWRUPREQ is set in the processor).
  10. CAN wakeup requires the use of any WKUP0–13 pin.

## 5.8 Wake-up Sources

Wake-up events allow the device to exit Backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply and the SRAM power supply, if they are not already enabled.

## 5.9 Fast Startup

The SAM E70 allows the processor to restart in a few microseconds while the processor is in Wait mode or in Sleep mode. A fast startup can occur upon detection of a low level on any of the following wake-up sources:

- WKUP0 to 13 pins
- Supply Monitor
- RTC alarm
- RTT alarm
- USBHS interrupt line (WAKEUP)
- Processor debug request (CDBGPWRUPREQ)
- GMAC wake on LAN event

Note: CAN wakeup requires the use of any WKUP0–13 pin.

The fast restart circuitry is fully asynchronous and provides a fast start-up signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4/8/12 MHz Fast RC oscillator, switches the master clock on this 4 MHz clock and re-enables the processor clock.

## 6. Input/Output Lines

The SAM E70 features both general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used, whether in I/O mode or by the multiplexed peripherals. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

### 6.1 General-Purpose I/O Lines


General-purpose (GPIO) lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to [Section 30. "Parallel Input/Output Controller \(PIO\)"](#).

The input/output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM E70 embeds high-speed pads able to handle up to 52 MHz for the HSMCI clock, 66 MHz for SPI and QSPI (MCK/2). Refer to the [Section 54. "Electrical Characteristics"](#) for more details. Typical pull-up and pull-down value is 100 k $\Omega$  for all I/Os.

Each I/O line also embeds an  $R_{\text{SERIAL}}$  (On-die Serial Resistor), (see [Figure 6-1](#) below). It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM E70) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. Finally,  $R_{\text{SERIAL}}$  helps diminish signal integrity issues.

**Figure 6-1. On-Die Termination**



## 6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset, JTAG and other features. [Table 6-1](#) lists the SAM E70 system I/O lines shared with PIO lines.

These pins are software-configurable as general-purpose I/Os or system pins. At startup, the default function of these pins is always used.

**Table 6-1. System I/O Configuration Pin List.**

CCFG_SYSIO Bit Number	Default Function After Reset	Other Function	Constraints for Normal Start	Configuration
12	ERASE	PB12	Low Level at startup <sup>(1)</sup>	In Matrix User Interface Registers (Refer to the System I/O Configuration Register in <a href="#">Section 17. "Bus Matrix (MATRIX)"</a> )
7	TCK/SWCLK	PB7	–	
6	TMS/SWDIO	PB6	–	
5	TDO/TRACESWO	PB5	–	
4	TDI	PB4	–	
–	PA7	XIN32	–	(2)
–	PA8	XOUT32	–	
–	PB9	XIN	–	(3)
–	PB8	XOUT	–	

- Notes:
1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode.
  2. Refer to ["Section 21.4.2 "Slow Clock Generator"](#).
  3. Refer to [Section 28.5.3 "3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator"](#).

### 6.2.1 Serial Wire Debug Port (SW-DP) Pins

The SW-DP pins SWCLK and SWDIO are commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to [Table 3-1 "Signal Description List"](#).

At startup, SW-DP pins are configured in SW-DP mode to allow connection with debugging probe. For more details, refer to [Section 14. "Debug and Test Features"](#).

SW-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SW-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX\_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 kΩ to GND, so that it can be left unconnected for normal operations.

The JTAG Debug Port TDI, TDO, TMS and TCK is inactive. It is provided for Boundary Scan Manufacturing Test purpose only.

### 6.2.2 Embedded Trace Module (ETM) Pins

The Embedded Trace Module (ETM) depends on the Trace Port Interface Unit (TPIU) to export data out of the system.

The TPIU features the following pins:

- TRACECLK is always exported to enable synchronization with the data.
- TRACED0–TRACED3 is the instruction trace stream.

### 6.3 TST Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM E70 devices. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations. For details on entering Fast Programming mode, refer to [Section 16. “Fast Flash Programming Interface \(FFPI\)”](#). For more on the manufacturing and test modes, refer to [Section 14. “Debug and Test Features”](#).

### 6.4 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It resets the core and the peripherals, with the exception of the Backup region (RTC, RTT, Backup SRAM and Supply Controller). There is no constraint on the length of the reset pulse, and the Reset Controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k $\Omega$ . By default, the pin is configured as an input.

### 6.5 ERASE Pin

The ERASE pin is used to reinitialize the Flash content and some of its NVM bits to an erased state (all bits read as logic level 1). The ERASE pin and the ROM code ensure an in-situ reprogrammability of the Flash content without the use of a debug tool. When the security bit is activated, the ERASE pin provides the capability to reprogram the Flash content. The ERASE pin integrates a pull-down resistor of about 100 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SLCK to improve the glitch tolerance. When the ERASE pin is tied high during less than 100 ms, it is not taken into account. The pin must be tied high during more than 220 ms to perform a Flash erase operation.

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. If the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.

To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in the AC Flash Characteristics in [Section 54. “Electrical Characteristics”](#).

The erase operation is not performed when the system is in Wait mode with the Flash in Deep Power-down mode. To make sure that the erase operation is performed after power-up, the system must not reconfigure the ERASE pin as GPIO or enter Wait mode with Flash in Deep Power-down mode before the ERASE pin assertion time has elapsed.

With the following sequence, in any case, the erase operation is performed:

1. Assert the ERASE pin (high).
2. Assert the NRST pin (low).
3. Power cycle the device.
4. Maintain the ERASE pin high for at least the minimum assertion time after de-asserting the NRST pin (high).

## 7. Interconnect

The system architecture is based on the ARM Cortex-M7 processor connected to the main AHB Bus Matrix, the embedded Flash, the multi-port SRAM and the ROM.

The 32-bit AHBP interface is a single 32-bit wide interface that accesses the peripherals connected on the main Bus Matrix. It is used only for data access. Instruction fetches are never performed on the AHBP interface. The bus, AHBP or AXIM, accessing the peripheral memory area [0x40000000 to 0x60000000] is selected in the AHBP control register.

The 32-bit AHBS interface provides system access to the ITCM, D1TCM, and D0TCM. It is connected on the main Bus Matrix and allows the XDMA to transfer from memory or peripherals to the instruction or data TCMs.

The 64-bit AXIM interface is a single 64-bit wide interface connected through two ports of the AXI Bridge to the main AHB Bus Matrix and to two ports of the multi-port SRAM. The AXIM interface allows:


- Instruction fetches
- Data cache linefills and evictions
- Non-cacheable normal-type memory data accesses
- Device and strongly-ordered type data accesses, generally to peripherals

The interleaved multi-port SRAM optimizes the Cortex-M7 accesses to the internal SRAM.

The interconnect of the other masters and slaves is described in [Section 17. “Bus Matrix \(MATRIX\)”](#).


[Figure 7-1](#) shows the connections of the different Cortex-M7 ports.

**Figure 7-1. Interconnect Block Diagram**



# 8. Product Mapping

Figure 8-1. SAM E70 Product Mapping



## 9. Memories

### 9.1 Embedded Memories

#### 9.1.1 Internal SRAM

SAM E70 devices embed 384 Kbytes or 256 Kbytes of high-speed SRAM.

The SRAM is accessible over the system Cortex-M bus at address 0x2040 0000.

SAM E70 devices embed a Multi-Port SRAM with four ports to optimize the bandwidth and latency. The priorities, defined in the Bus Matrix for each SRAM port slave are propagated, for each request, up to the SRAM slaves.

The Bus Matrix supports four priority levels: Normal, Bandwidth-sensitive, Latency-sensitive and Latency-critical in order to increase the overall processor performance while securing the high-priority latency-critical requests from the peripherals.

The SRAM controller manages interleaved addressing of SRAM blocks to minimize access latencies. It uses Bus Matrix priorities to give the priority to the most urgent request. The less urgent request is performed no later than the next cycle.

Two SRAM slave ports are dedicated to the Cortex-M7 while two ports are shared by the AHB masters.

#### 9.1.2 Tightly Coupled Memory (TCM) Interface

SAM E70 devices embed Tightly Coupled Memory (TCM) running at processor speed.

- ITCM is a single 64-bit interface, based at 0x0000 0000 (code region).
- DTCM is composed of dual 32-bit interfaces interleaved, based at 0x2000 0000 (data region).

ICTM and DTCM are enabled/disabled in the ITCMR and DTCMR registers in ARM SCB.

There are four TCM configurations controlled by software. At startup, TCMs are disabled. When enabled, ITCM is located at 0x0000 0000, overlapping ROM or Flash depending on the general-purpose NVM bit 1 (GPNVM). The configuration is done with GPNVM bits [8:7].

**Table 9-1. TCM Configurations in Kbytes**

ITCM	DTCM	SRAM for 384K RAM-based	SRAM for 256K RAM-based	GPNVM Bits [8:7]
0	0	384	256	0
32	32	320	192	1
64	64	256	128	2
128	128	128	0	3

Accesses made to TCM regions when the relevant TCM is disabled and accesses made to the Code and SRAM region above the TCM size limit are performed on the AHB matrix, i.e., on internal Flash or on ROM depending on remap GPNVM bit.

Accesses made to the SRAM above the size limit will not generate aborts.

The Memory Protection Unit (MPU) can to be used to protect these areas.

#### 9.1.3 Internal ROM

The SAM E70 embeds an Internal ROM for the SAM Boot Assistant (SAM-BA<sup>®</sup>), In Application Programming functions (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

The ROM may also be mapped at 0x00000000 depending on GPNVM bit setting and ITCM use.



### 9.1.4 Backup SRAM

The SAM E70 embeds 1 Kbytes of backup SRAM located at 0x4008 0000.

The backup SRAM is accessible in 32-bit words only. Byte or half-word accesses are not supported.

The backup SRAM is supplied by VDDCORE in Normal mode, allowing read/write accesses at up to 66 MHz in a single cycle (no wait state).

In Backup mode, the backup SRAM supply is automatically switched to VDDIO through the backup SRAM power switch when VDDCORE falls. For more details, see [Section 5.4 “Backup SRAM Power Switch”](#).

### 9.1.5 Flash Memories

SAM E70 devices embed 512 Kbytes, 1024 Kbytes or 2 Mbytes of internal Flash mapped at address 0x40 0000.

The devices feature a Quad SPI (QSPI) interface, mapped at address 0x80000000, that extends the Flash size by adding an external SPI or QSPI Flash.

When accessed by the Cortex-M7 processor for programming operations, the QSPI and internal Flash address spaces must be defined in the Cortex-M7 memory protection unit (MPU) with the attribute 'Device' or 'Strongly Ordered'. For fetch or read operations, the attribute 'Normal memory' must be set to benefit from the internal cache. Refer to the ARM Cortex-M7 Technical Reference Manual (ARM DDI 0489) available on [www.arm.com](http://www.arm.com).


Some precautions must be taken when the accesses are performed by the central DMA. Refer to [Section 20. “Enhanced Embedded Flash Controller \(EEFC\)”](#) and [Section 39. “Quad SPI Interface \(QSPI\)”](#).

#### 9.1.5.1 Embedded Flash Overview

The memory is organized in sectors. Each sector has a size of 128 Kbytes. The first sector is divided into 3 smaller sectors.

The three smaller sectors are organized in 2 sectors of 8 Kbytes and 1 sector of 112 Kbytes. Refer to [Figure 9-1](#) below.

**Figure 9-1. Global Flash Organization**




Each sector is organized in pages of 512 bytes.

For sector 0:

- The smaller sector 0 has 16 pages of 512 bytes
- The smaller sector 1 has 16 pages of 512 bytes
- The larger sector has 224 pages of 512 bytes


The rest of the array is composed of 128-Kbyte sectors of 256 pages of 512 bytes each. Refer to [Figure 9-2](#) below.

**Figure 9-2. Flash Sector Organization**



[Figure 9-3](#) illustrates the organization of the Flash depending on its size.

**Figure 9-3. Flash Size**



Erasing the memory can be performed:

- by block of 8 Kbytes
- by sector of 128 Kbytes
- by 512-byte page for up to 8 Kbytes within a specific small sector
- Chip Erase

The memory has one additional reprogrammable page that can be used as page signature by the user. It is accessible through specific modes, for erase, write and read operations. Erase pin assertion will not erase the User Signature page.

Erase memory by page is possible only in a sector of 8 Kbytes.

EWP and EWPL commands can be only used in 8-Kbyte sectors.

#### 9.1.5.2 Enhanced Embedded Flash Controller

Each Enhanced Embedded Flash Controller manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block.

It manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.

One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

#### 9.1.5.3 Flash Speed

The user must set the number of wait states depending on the system frequency.

For more details, refer to the AC characteristics in [Section 54. "Electrical Characteristics"](#).

#### 9.1.5.4 Lock Regions

Several lock bits are used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit.

**Table 9-2. Flash Lock Bits**

Flash Size (Kbytes)	Number of Lock Bits	Lock Region Size
2048	128	16 Kbytes
1024	64	16 Kbytes
512	32	16 Kbytes

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

#### 9.1.5.5 Security Bit Feature

SAM E70 features a security bit based on the GPNVM bit 0. When security is enabled, any access to the Flash, SRAM, core registers and internal peripherals, either through the SW-DP, the ETM interface or the Fast Flash Programming Interface, is blocked. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled through the command "Set General-purpose NVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash, SRAM, Core registers, Internal Peripherals are permitted.

#### 9.1.5.6 Calibration Bits

NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory-configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

#### 9.1.5.7 Unique Identifier

Each device integrates its own 128-bit unique identifier. These bits are factory-configured and cannot be changed by the user. The ERASE pin has no effect on the unique identifier.

#### 9.1.5.8 User Signature

Each device contains a user signature of 512 bytes that is available to the user. The user signature can be used to store information such as trimming, keys, etc., that the user does not want to be erased by asserting the ERASE pin or by software ERASE command. Read, write and erase of this area is allowed.

### 9.1.5.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA3 and PA4 are tied low.

**Table 9-3. FFPI on PIO Controller A (PIOA)**

I/O Line	System Function
PD10	PGMEN0
PD11	PGMEN1
PB0	PGMM0
PB1	PGMM1
PB2	PGMM2
PB3	PGMM3
PA3	PGMNCMD
PA4	PGMRDY
PA5	PGMNOE
PA21	PGMNVALID
PA7	PGMD0
PA8	PGMD1
PA9	PGMD2
PA10	PGMD3
PA11	PGMD4
PA12	PGMD5
PA13	PGMD6
PA14	PGMD7
PD0	PGMD8
PD1	PGMD9
PD2	PGMD10
PD3	PGMD11
PD4	PGMD12
PD5	PGMD13
PD6	PGMD14
PD7	PGMD15

### 9.1.5.10 SAM-BA Boot

The SAM-BA Boot is a default boot program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART0 and USB.

The SAM-BA Boot provides an interface with SAM-BA computer application.

The SAM-BA Boot is in ROM at address 0x0 when the bit GPNVM1 is set to 0.

### 9.1.5.11 General-purpose NVM (GPNVM) Bits

All SAM E70 devices feature nine general-purpose NVM (GPNVM) bits that can be cleared or set, respectively, through the “Clear GPNVM Bit” and “Set GPNVM Bit” commands of the EEFC User Interface.

The bit GPNVM0 is the security bit.

The bit GPNVM1 is used to select the Boot mode (Boot always at 0x00) on ROM or Flash.

**Table 9-4. General-purpose Non volatile Memory Bits**

GPNVM Bit	Function
0	Security bit
1	Boot mode selection 0: ROM (default) 1: Flash
5:2	Free
6	Reserved
8:7	TCM configuration 00: 0 Kbytes DTCM + 0 Kbytes ITCM (default) 01: 32 Kbytes DTCM + 32 Kbytes ITCM 10: 64 Kbytes DTCM + 64 Kbytes ITCM 11: 128 Kbytes DTCM + 128 Kbytes ITCM Note: After programming, a user reboot must be done.

### 9.1.6 Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed using GPNVM bits.

A GPNVM bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set, respectively, through the commands “Clear General-purpose NVM Bit” and “Set General-purpose NVM Bit” of the EEFC User Interface.

Setting the bit GPNVM1 selects boot from the Flash. Clearing it selects boot from the ROM. Asserting ERASE sets the bit GPNVM1 and thus selects boot from ROM.

## 9.2 External Memories

The SAM E70 features one External Bus Interface to provide an interface to a wide range of external memories and to any parallel peripheral.

## 10. Event System

The events generated by peripherals (source) are designed to be directly routed to peripherals (destination) using these events without processor intervention. The trigger source can be programmed in the destination peripheral.

### 10.1 Embedded Characteristics

- Timers, PWM, IOs and peripherals generate event triggers which are directly routed to destination peripherals such as AFEC or DACC to start measurement/conversion without processor intervention.
- UART, USART, QSPI, SPI, TWI, PWM, HSMCI, AES, AFEC, DACC, PIO, TC (Capture mode) also generate event triggers directly connected to the DMA Controller for data transfer without processor intervention.
- Parallel capture logic is directly embedded in the PIO and generates trigger events to the DMA Controller to capture data without processor intervention.
- PWM safety events (faults) are in combinational form and directly routed from event generators (ADC, ACC, PMC, TC) to the PWM module.
- PWM output comparators (OCx) generate events directly connected to the TC.
- PMC safety event (clock failure detection) can be programmed to switch the MCK on reliable main RC internal clock without processor intervention.

## 10.2 Real-time Event Mapping

Table 10-1. Real-time Event Mapping List

Function	Application	Description	Event Source	Event Destination
Safety	General-purpose	Automatic switch to reliable main RC oscillator in case of main crystal clock failure <sup>(1)</sup>	Power Management Controller (PMC)	PMC
	General-purpose, motor control, power factor correction (PFC)	Puts the PWM outputs in Safe mode in case of main crystal clock failure <sup>(1)(2)</sup>	PMC	Pulse Width Modulation 0 and 1 (PWM0 and PWM1)
	Motor control, PFC	Puts the PWM outputs in Safe mode (overcurrent detection, etc.) <sup>(2)(3)</sup>	Analog Comparator Controller (ACC)	PWM0 and PWM1
	Motor control, PFC	Puts the PWM outputs in Safe mode (overspeed, overcurrent detection, etc.) <sup>(2)(4)</sup>	Analog Front-End Controller (AFEC0)	PWM0 and PWM1
			AFEC1	PWM0 and PWM1
	Motor control	Puts the PWM outputs in Safe mode (overspeed detection through timer quadrature decoder) <sup>(2)(6)</sup>	Timer Counter Block 0	PWM0
			Timer Counter Block 1	PWM1
General-purpose, motor control, power factor correction (PFC)	Puts the PWM outputs in Safe mode (general-purpose fault inputs) <sup>(2)</sup>	PIO PA9, PD8, PD9	PWM0	
		PIO PA21, PA26, PA28	PWM1	
Security	General-purpose	Immediate GPBR clear (asynchronous) on tamper detection through WKUP0/1 IO pins <sup>(5)</sup>	PIO WKUP0/1	GPBR
Measurement trigger	Power factor correction (DC-DC, lighting, etc.)	Duty cycle output waveform correction Trigger source selection in PWM <sup>(7)(8)</sup>	ACC	PWM0
			PIO PA10, PA22	PWM0
			ACC	PWM1
			PIO PA30, PA18	PWM1
	General-purpose	Trigger source selection in AFEC <sup>(9)</sup>	PIO AFE0_ADTRG	AFEC0
			TC0 TIOA0	AFEC0
			TC0 TIOA1	AFEC0
			TC0 TIOA2	AFEC0
			ACC	AFEC0
	Motor control	ADC-PWM synchronization <sup>(12)(14)</sup> Trigger source selection in AFEC <sup>(9)</sup>	PWM0 Event Line 0 and 1	AFEC0
	General-purpose	Trigger source selection in AFEC <sup>(9)</sup>	PIO AFE1_ADTRG	AFEC1
			TC1 TIOA3	AFEC1
			TC1 TIOA4	AFEC1
			TC1 TIOA5	AFEC1
			ACC	AFEC1
Motor control	ADC-PWM synchronization <sup>(12)(14)</sup> Trigger source selection in AFEC <sup>(9)</sup>	PWM1 Event Line 0 and 1	AFEC1	
General-purpose	Temperature sensor Low-speed measurement <sup>(10)(11)</sup>	RTC RTCOUT0	AFEC0 and AFEC1	

**Table 10-1. Real-time Event Mapping List (Continued)**

Function	Application	Description	Event Source	Event Destination
Conversion trigger	General-purpose	Trigger source selection in DACC (Digital-to-Analog Converter Controller) <sup>(13)</sup>	TC0 TIOA0, TIOA1, TIOA2	DACC
			PIO DATRG	DACC
			PWM0 Event Line 0 and 1 <sup>(14)</sup>	DACC
			PWM1 Event Line 0 and 1 <sup>(14)</sup>	DACC
Image capture	Low-cost image sensor	Direct image transfer from sensor to system memory via DMA <sup>(15)</sup>	PIO PA3/4/5/9/10/11/12/13, PA22, PA14, PA21	DMA
Delay measurement	Motor control	Propagation delay of external components (IOs, power transistor bridge driver, etc.) <sup>(16)(17)</sup>	PWM0 Comparator Output OC0	TC TIOA0 and TIOB0
			PWM0 Comparator Output OC1	TC TIOA1 and TIOB1
			PWM0 Comparator Output OC2	TC TIOA2 and TIOB2
			PWM1 Comparator Output OC0	TC TIOA3 and TIOB3
			PWM1 Comparator Output OC1	TC TIOA4 and TIOB4
			PWM1 Comparator Output OC2	TC TIOA5 and TIOB5
			PWM0 Comparator Output OC0	TC TIOA6 and TIOB6
			PWM0 Comparator Output OC1	TC TIOA7 and TIOB7
			PWM0 Comparator Output OC2	TC TIOA8 and TIOB8
			PWM1 Comparator Output OC0	TC TIOA9 and TIOB9
			PWM1 Comparator Output OC1	TC TIOA10 and TIOB10
Audio clock recovery from Ethernet	Audio	GMAC GTSUCOMP signal adaptation via TC (TC_EMR.TRIGSRCB) in order to drive the clock reference of the external PLL for the audio clock	GMAC GTSUCOMP	TC TIOB11
Direct Memory Access	General-purpose	Peripheral trigger event generation to transfer data to/from system memory <sup>(18)</sup>	USART, UART, TWIHS, SPI, QSPI, AFEC, TC (Capture), SSC, HSMCI, DAC, AES, PWM, PIO	XDMA

- Notes:
1. Refer to [Section 29.15 “Main Clock Failure Detection”](#).
  2. Refer to [Section 47.5.4 “Fault Inputs”](#) and [Section 47.6.2.7 “Fault Protection”](#).
  3. Refer to [Section 50.6.4 “Fault Mode”](#).
  4. Refer to [Section 48.5.7 “Fault Output”](#).
  5. Refer to [Section 21.4.9.2 “Low-power Tamper Detection and Anti-Tampering”](#) and [Section 27.3.1 “General Purpose Backup Register x”](#).
  6. Refer to [Section 46.6.18 “Fault Mode”](#).
  7. Refer to [Section 47.7.49 “PWM External Trigger Register”](#).
  8. Refer to [Section 47.6.5 “PWM External Trigger Mode”](#).
  9. Refer to [Section 48.6.6 “Conversion Triggers”](#) and [Section 48.7.2 “AFEC Mode Register”](#).
  10. Refer to [Section 48.5.4 “Temperature Sensor”](#).



11. Refer to [Section 25.5.8](#) “Waveform Generation”.
12. Refer to [Section 47.7.36](#) “PWM Comparison x Value Register”.
13. Refer to [Section 49.7.3](#) “DACC Trigger Register”.
14. Refer to [Section 47.6.3](#) “PWM Comparison Units” and [Section 47.6.4](#) “PWM Event Lines”.
15. Refer to [Section 30.5.15](#) “Parallel Capture Mode”.
16. Refer to [Section 47.6.2.2](#) “Comparator”.
17. Refer to [Section 46.6.14](#) “Synchronization with PWM”.
18. Refer to [Section 34](#). “DMA Controller (XDMAC)”.

## 11. System Controller

The System Controller is a set of peripherals that handles key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc.

### 11.1 System Controller and Peripherals Mapping

Refer to [Section 8. “Product Mapping”](#).

All the peripherals are in the bit band region and are mapped in the bit band alias region.

### 11.2 Power-on-Reset, Brownout and Supply Monitor

The SAM E70 embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Power-on-Reset on VDDCORE
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

#### 11.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO and VDDCORE. It is always activated and monitors voltage at start up but also during power down. If VDDIO or VDDCORE goes below the threshold voltage, the entire chip is reset. For more information, refer to [Section 54. “Electrical Characteristics”](#).

#### 11.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC\_MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to [Section 21. “Supply Controller \(SUPC\)”](#) and [Section 54. “Electrical Characteristics”](#).

#### 11.2.3 Supply Monitor on VDDIO

The Supply Monitor monitors VDDIO. It is not active by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.6V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to [Section 21. “Supply Controller \(SUPC\)”](#) and [Section 54. “Electrical Characteristics”](#).

## 11.3 Reset Controller

The Reset Controller is based on two Power-on-Reset cells, one on VDDIO and one on VDDCORE, and a Supply Monitor on VDDIO.

The Reset Controller returns the source of the last reset to the software. This may be a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the pin input/output. It can shape a reset signal for the external devices, simplifying the connection of a push-button on the NRST pin to implement a manual reset.

The configuration of the Reset Controller is saved as supplied on VDDIO.

## 12. Peripherals

### 12.1 Peripheral Identifiers

Table 12-1 defines the peripheral identifiers of the SAM E70. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and control of the peripheral clock with the Power Management Controller.

Table 12-1. Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Description
0	SUPC	X	–	Supply Controller
1	RSTC	X	–	Reset Controller
2	RTC	X	–	Real Time Clock
3	RTT	X	–	Real Time Timer
4	WDT0	X	–	Watchdog Timer
5	PMC	X	–	Power Management Controller
6	EFC	X	–	Enhanced Embedded Flash Controller
7	UART0	X	X	Universal Asynchronous Receiver/Transmitter
8	UART1	X	X	Universal Asynchronous Receiver/Transmitter
9	SMC	–	X	Static Memory Controller
10	PIOA	X	X	Parallel I/O Controller A
11	PIOB	X	X	Parallel I/O Controller B
12	PIOC	X	X	Parallel I/O Controller C
13	USART0	X	X	Universal Synchronous/Asynchronous Receiver/Transmitter
14	USART1	X	X	Universal Synchronous/Asynchronous Receiver/Transmitter
15	USART2	X	X	Universal Synchronous/Asynchronous Receiver/Transmitter
16	PIOD	X	X	Parallel I/O Controller D
17	PIOE	X	X	Parallel I/O Controller E
18	HSMCI	X	X	Multimedia Card Interface
19	TWIHS0	X	X	Two-wire Interface
20	TWIHS1	X	X	Two-wire Interface
21	SPI0	X	X	Serial Peripheral Interface
22	SSC	X	X	Synchronous Serial Controller
23	TC0	X	X	16-bit Timer Counter Channel 0
24	TC1	X	X	16-bit Timer Counter Channel 1
25	TC2	X	X	16-bit Timer Counter Channel 2
26	TC3	X	X	16-bit Timer Counter Channel 3
27	TC4	X	X	16-bit Timer Counter Channel 4
28	TC5	X	X	16-bit Timer Counter Channel 5

**Table 12-1. Peripheral Identifiers (Continued)**

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Description
29	AFEC0	X	X	Analog Front-End Controller
30	DACC	X	X	Digital-to-Analog Converter
31	PWM0	X	X	Pulse Width Modulation Controller
32	ICM	X	X	Integrity Check Monitor
33	ACC	X	X	Analog Comparator Controller
34	USBHS	X	X	USB Host / Device Controller
35	MCAN0	X	X	CAN IRQ Line 0
36	–	X	–	CAN IRQ Line 1
37	MCAN1	X	X	CAN IRQ Line 0
38	–	X	–	CAN IRQ Line 1
39	GMAC	X	X	Ethernet MAC
40	AFEC1	X	X	Analog Front End Controller
41	TWIHS2	X	X	Two-wire Interface
42	SPI1	X	X	Serial Peripheral Interface
43	QSPI	X	X	Quad I/O Serial Peripheral Interface
44	UART2	X	X	Universal Asynchronous Receiver/Transmitter
45	UART3	X	X	Universal Asynchronous Receiver/Transmitter
46	UART4	X	X	Universal Asynchronous Receiver/Transmitter
47	TC6	X	X	16-bit Timer Counter Channel 6
48	TC7	X	X	16-bit Timer Counter Channel 7
49	TC8	X	X	16-bit Timer Counter Channel 8
50	TC9	X	X	16-bit Timer Counter Channel 9
51	TC10	X	X	16-bit Timer Counter Channel 10
52	TC11	X	X	16-bit Timer Counter Channel 11
53	–	–	–	Reserved
54	–	–	–	Reserved
55	–	–	–	Reserved
56	AES	X	X	Advanced Encryption Standard
57	TRNG	X	X	True Random Number Generator
58	XDMAC	X	X	DMA Controller
59	ISI	X	X	Image Sensor Interface
60	PWM1	X	X	Pulse Width Modulation Controller
61	FPU	X	–	ARM Floating Point Unit interrupt associated with OFC, UFC, IOC, DZC and IDC bits
62	SDRAMC	X	–	SDRAM Controller
63	WDT1	X	–	Watchdog Timer
64	CCW	X	–	ARM Cache ECC Warning

**Table 12-1. Peripheral Identifiers (Continued)**

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Description
65	CCF	X	–	ARM Cache ECC Fault
66	–	X	–	GMAC Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1
67	–	X	–	GMAC Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2
68	–	X	–	Floating Point Unit Interrupt IXC associated with FPU cumulative exception bit

## 12.2 Peripheral Signal Multiplexing on I/O Lines

The SAM E70 features

- two PIO controllers on 64-pin versions (PIOA and PIOB)
- three PIO controllers on the 100-pin version (PIOA, PIOB and PIOD)
- five PIO controllers on the 144-pin version (PIOA, PIOB, PIOC, PIOD and PIOE), that multiplex the I/O lines of the peripheral set.

The SAM E70 PIO Controllers control up to 32 lines. Each line can be assigned to one of four peripheral functions: A, B, C or D.

For more information on multiplexed signals, refer to [Section 4. “Package and Pinout”](#).

## 13. ARM Cortex-M7 Processor

### 13.1 Reference Documents

The following table gives the references of the documents and their denominations in this document.

Table 13-1. Reference Documents

Document Title	Document No.
<a href="#">Cortex-M7 Processor User Guide</a>	ARM DUI 0644
<a href="#">Cortex-M7 Technical Reference Manual</a>	ARM DDI 0489

### 13.2 Description

The Cortex-M7 processor implements the ARMv7-M architecture and runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions.

The Floating-Point Unit (FPU) supports the ARMv7 VFPv5 architecture. It is tightly integrated to the Cortex-M7 processor pipeline. It provides trapless execution and is optimized for scalar operation. It can generate an Undefined instruction exception on vector instructions that enables the programmer to emulate vector capability in software. See the *Cortex-M7 Floating-Point Unit Technical Reference Manual*.

Note: Refer to ARM reference documents [Cortex-M7 Processor User Guide \(ARM DUI 0644\)](#) and [Cortex-M7 Technical Reference Manual \(ARM DDI 0489\)](#), available on [www.arm.com](http://www.arm.com).

#### 13.2.1 System-Level Interface

The Cortex-M7 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. It supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks and thread-safe Boolean data handling.

The Cortex-M7 processor has a Memory Protection Unit (MPU) that provides fine-grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive.

#### 13.2.2 Integrated Configurable Debug

The Cortex-M7 processor implements a complete hardware debug solution. This provides high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system events these generate, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Embedded Trace Macrocell (ETM) delivers unrivalled instruction trace capture in an area far smaller than traditional trace units, enabling many low-cost MCUs to implement full instruction trace for the first time.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored on a non-erasable, ROM-based microcontroller to be patched if a small programmable memory, for example Flash, is available in the device. During initialization, the application in ROM detects, from the programmable memory, whether a patch is required. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration, which means the program in the non-modifiable ROM can be patched.




### 13.3 Embedded Characteristics

- ARM Cortex-M7 with 16 KB of instruction cache and 16 KB of data cache
- ARMv7-M Thumb instruction set combines high-code density with 32-bit performance
- Tightly Coupled Memory (TCM) interfaces:
  - 64-bit ITCM interface
  - 2x32-bit DTCM interfaces
- Memory Protection Unit (MPU): up to 16 protected memory regions for safety/critical applications
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface
- Dedicated AHB slave (AHBS) interface for system access to TCMs
- Low-latency interrupt processing achieved by a Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor
- DSP extensions for efficient signal processing and complex algorithm execution
- IEEE Standard 754-2008 Floating Point Unit (FPU)
- Hardware integer divide instructions
- Extensive debug and trace capabilities:
  - Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging, tracing, and code profiling

## 13.4 Block Diagram

Figure 13-1. Cortex-M7 Processor Top-level Diagram



## 13.5 Programmer's Model

This section describes the Cortex-M7 programmer's model. In addition to the individual core register descriptions, it contains information about the processor modes and privilege levels for software execution and stacks.

### 13.5.1 Processor Modes and Privilege Levels for Software Execution

The processor *modes* are:

- Thread mode  
Used to execute application software. The processor enters the Thread mode when it comes out of reset.
- Handler mode  
Used to handle exceptions. The processor returns to the Thread mode when it has finished exception processing.

The *privilege levels* for software execution are:

- Unprivileged  
The software:
  - Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction

- Cannot access the System Timer, NVIC, or System Control Block
- Might have a restricted access to memory or peripherals.

*Unprivileged software* executes at the unprivileged level.

- Privileged  
The software can use all the instructions and has access to all resources. *Privileged software* executes at the privileged level.

In Thread mode, the Control Register controls whether the software execution is privileged or unprivileged, see “Control Register”. In Handler mode, software execution is always privileged.

Only privileged software can write to the Control Register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a *supervisor call* to transfer control to privileged software.

### 13.5.2 Stacks

The processor uses a full descending stack. This means the stack pointer holds the address of the last stacked item in memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks, the *main stack* and the *process stack*, with a pointer for each held in independent registers, see “Stack Pointer”.

In Thread mode, the Control Register controls whether the processor uses the main stack or the process stack, see “Control Register”.

In Handler mode, the processor always uses the main stack.

The options for processor operations are:


**Table 13-2. Summary of processor mode, execution privilege level, and stack use options**

Processor Mode	Used to Execute	Privilege Level for Software Execution	Stack Used
Thread	Applications	Privileged or unprivileged <sup>(1)</sup>	Main stack or process stack <sup>(1)</sup>
Handler	Exception handlers	Always privileged	Main stack

Note: 1. See “Control Register”.

## 13.5.2.1 Core Registers

**Figure 13-2. Processor Core Registers**



**Table 13-3. Core Processor Registers**

Register	Name	Access <sup>(1)</sup>	Required Privilege <sup>(2)</sup>	Reset
General-purpose registers	R0–R12	Read/Write	Either	Unknown
Stack Pointer	MSP	Read/Write	Privileged	See <a href="#">Section 13.5.4</a>
Stack Pointer	PSP	Read/Write	Either	Unknown
Link Register	LR	Read/Write	Either	0xFFFFFFFF
Program Counter	PC	Read/Write	Either	See <a href="#">Section 13.5.6.1</a>
Program Status Register	PSR	Read/Write	Privileged	0x01000000
Application Program Status Register	APSR	Read/Write	Either	0x00000000
Interrupt Program Status Register	IPSR	Read-only	Privileged	0x00000000
Execution Program Status Register	EPSR	Read-only	Privileged	0x01000000
Priority Mask Register	PRIMASK	Read/Write	Privileged	0x00000000
Fault Mask Register	FAULTMASK	Read/Write	Privileged	0x00000000
Base Priority Mask Register	BASEPRI	Read/Write	Privileged	0x00000000
Control Register	CONTROL	Read/Write	Privileged	0x00000000

Notes: 1. Describes access type during program execution in Thread mode and Handler mode. Debug access can differ.  
 2. An entry of Either means privileged and unprivileged software can access the register.

### 13.5.3 General-purpose Registers

R0–R12 are 32-bit general-purpose registers for data operations.

### 13.5.4 Stack Pointer

The *Stack Pointer* (SP) is register R13. In Thread mode, bit[1] of the Control Register indicates the stack pointer to use:

- 0 = *Main Stack Pointer* (MSP). This is the reset value.
- 1 = *Process Stack Pointer* (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

### 13.5.5 Link Register

The *Link Register* (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFFF.

### 13.5.6 Program Counter

The *Program Counter* (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.

### 13.5.6.1 Program Status Register

**Name:** PSR

**Access:** Read/Write

31	30	29	28	27	26	25	24
N	Z	C	V	Q	ICI/IT		T
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
ICI/IT						-	ISR_NUMBER
7	6	5	4	3	2	1	0
ISR_NUMBER							

The *Program Status Register* (PSR) combines:

- *Application Program Status Register* (APSR)
- *Interrupt Program Status Register* (IPSR)
- *Execution Program Status Register* (EPSR).

These registers are mutually exclusive bitfields in the 32-bit PSR.

The PSR accesses these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- Read of all the registers using PSR with the MRS instruction
- Write to the APSR N, Z, C, V and Q bits using APSR\_nzcvq with the MSR instruction.

The PSR combinations and attributes are:

Name	Access	Combination
PSR	Read/Write <sup>(1)(2)</sup>	APSR, EPSR, and IPSR
IEPSR	Read-only	EPSR and IPSR
IAPSR	Read/Write <sup>(1)</sup>	APSR and IPSR
EAPSR	Read/Write <sup>(2)</sup>	APSR and EPSR

- Notes:
1. The processor ignores writes to the IPSR bits.
  2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

For more information about how to access the program status registers, see description of instructions “MRS” and “MSR” in the relevant ARM documentation.

### 13.5.6.2 Application Program Status Register

**Name:** APSR

**Access:** Read/Write

31	30	29	28	27	26	25	24
N	Z	C	V	Q	–		
23	22	21	20	19	18	17	16
–				GE[3:0]			
15	14	13	12	11	10	9	8
–							
7	6	5	4	3	2	1	0
–							

The APSR contains the current state of the condition flags from previous instruction executions.

- **N: Negative Flag**

0: Operation result was positive, zero, greater than, or equal

1: Operation result was negative or less than.

- **Z: Zero Flag**

0: Operation result was not zero

1: Operation result was zero.

- **C: Carry or Borrow Flag**

Carry or borrow flag:

0: Add operation did not result in a carry bit or subtract operation resulted in a borrow bit

1: Add operation resulted in a carry bit or subtract operation did not result in a borrow bit.

- **V: Overflow Flag**

0: Operation did not result in an overflow

1: Operation resulted in an overflow.

- **Q: DSP Overflow and Saturation Flag**

Sticky saturation flag:

0: Indicates that saturation has not occurred since reset or since the bit was last cleared to zero

1: Indicates when an SSAT or USAT instruction results in saturation.

This bit is cleared to zero by software using an MRS instruction.


- **GE[19:16]: Greater Than or Equal Flags**

For more information, see description of the “SEL” instruction in the relevant ARM documentation.

### 13.5.6.3 Interrupt Program Status Register

**Name:** IPSR

**Access:** Read/Write



The IPSR contains the exception type number of the current *Interrupt Service Routine* (ISR).

- **ISR\_NUMBER: Number of the Current Exception**

0 = Thread mode

1 = Reserved

2 = NMI

3 = Hard fault

4 = Memory management fault

5 = Bus fault

6 = Usage fault

7–10 = Reserved

11 = SVCcall

12 = Reserved for Debug

13 = Reserved

14 = PendSV

15 = SysTick

16 = IRQ0

...

75 = IRQ72

For more information, see “Exception Types” in the relevant ARM documentation.



### 13.5.6.4 Execution Program Status Register

**Name:** EPSR

**Access:** Read/Write

31	30	29	28	27	26	25	24
–					ICI/IT		T
23	22	21	20	19	18	17	16
–							
15	14	13	12	11	10	9	8
ICI/IT						–	
7	6	5	4	3	2	1	0
–							

The EPSR contains the Thumb state bit, and the execution state bits for either the *If-Then* (IT) instruction, or the *Interruptible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in the application software are ignored. Fault handlers can examine the EPSR value in the stacked PSR to indicate the operation that is at fault. For more information, see “Exception Entry and Return” in the relevant ARM documentation.

#### • ICI: Interruptible-continuable Instruction

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, V PUSH, or VPOP instruction, the processor:

- Stops the load multiple or store multiple instruction operation temporarily
- Stores the next register operand in the multiple operation to EPSR bits[15:12].

After servicing the interrupt, the processor:

- Returns to the register pointed to by bits[15:12]
- Resumes the execution of the multiple load or store instruction.

When the EPSR holds the ICI execution state, bits[26:25,11:10] are zero.

#### • IT: If-Then Instruction

Indicates the execution state bits of the IT instruction.

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. For more information, see description of the “IT” instruction in the relevant ARM documentation.

#### • T: Thumb State

The Cortex-M7 processor only supports the execution of instructions in Thumb state. The following can clear the T bit to 0:

- Instructions BLX, BX and POP{PC}
- Restoration from the stacked xPSR value on an exception return
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. For more information, see description of the “Lockup” instruction in the relevant ARM documentation.

### 13.5.6.5 Exception Mask Registers

The exception mask registers disable the handling of exceptions by the processor. Disable exceptions where they might impact on timing critical tasks.

To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK or FAULTMASK. For more information, see descriptions of the “MRS”, “MSR” and “CPS” instructions in the relevant ARM documentation.

### 13.5.6.6 Priority Mask Register

**Name:** PRIMASK

**Access:** Read/Write

31	30	29	28	27	26	25	24	
								–
23	22	21	20	19	18	17	16	
								–
15	14	13	12	11	10	9	8	
								–
7	6	5	4	3	2	1	0	
							–	PRIMASK

The PRIMASK register prevents the activation of all exceptions with a configurable priority.

- **PRIMASK**

0: No effect

1: Prevents the activation of all exceptions with a configurable priority.

### 13.5.6.7 Fault Mask Register

**Name:** FAULTMASK

**Access:** Read/Write

31	30	29	28	27	26	25	24	
								–
23	22	21	20	19	18	17	16	
								–
15	14	13	12	11	10	9	8	
								–
7	6	5	4	3	2	1	0	
							–	FAULTMASK

The FAULTMASK register prevents the activation of all exceptions except for Non-Maskable Interrupt (NMI).

- **FAULTMASK**

0: No effect.


1: Prevents the activation of all exceptions except for NMI.

The processor clears the FAULTMASK bit to 0 on exit from any exception handler except the NMI handler.

### 13.5.6.8 Base Priority Mask Register

**Name:** BASEPRI

**Access:** Read/Write



The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with same or lower priority level as the BASEPRI value.

- **BASEPRI**

Priority mask bits:

0: No effect

Nonzero: Defines the base priority for exception processing

The processor does not process any exception with a priority value greater than or equal to BASEPRI.

This field is similar to the priority fields in the interrupt priority registers. The processor implements only bits[7:4] of this field, bits[3:0] read as zero and ignore writes. See “Interrupt Priority Registers” in the relevant ARM documentation.

Remember that higher priority field values correspond to lower exception priorities.

### 13.5.6.9 Control Register

**Name:** CONTROL

**Access:** Read/Write

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-							
7	6	5	4	3	2	1	0
-					FPCA	SPSEL	nPRIV

The Control Register controls the stack used and the privilege level for software execution when the processor is in Thread mode and indicates whether the FPU state is active.

- **FPCA: Floating-point Context Active**

Indicates whether the floating-point context is currently active:

0: No floating-point context active.

1: Floating-point context active.

The Cortex-M7 uses this bit to determine whether to preserve the floating-point state when processing an exception.

- **SPSEL: Active Stack Pointer**

Defines the current stack:

0: MSP is the current stack pointer.

1: PSP is the current stack pointer.

In Handler mode, this bit reads as zero and ignores writes. The Cortex-M7 updates this bit automatically on exception return.

- **nPRIV: Thread Mode Privilege Level**

Defines the Thread mode privilege level:

0: Privileged.

1: Unprivileged.

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the Control Register when in Handler mode. The exception entry and return mechanisms update the Control Register based on the EXC\_RETURN value.

In an OS environment, ARM recommends that threads running in Thread mode use the process stack, and the kernel and exception handlers use the main stack.

By default, the Thread mode uses the MSP. To switch the stack pointer used in Thread mode to the PSP, either:

- Use the MSR instruction to set the Active stack pointer bit to 1, or
- Perform an exception return to Thread mode with the appropriate EXC\_RETURN value.

Note: When changing the stack pointer, the software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer. For more information, see description of the “ISB” instruction in the relevant ARM documentation.

### 13.5.6.10 Exceptions and Interrupts

The Cortex-M7 processor supports interrupts and system exceptions. The processor and the *Nested Vectored Interrupt Controller* (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses the Handler mode to handle all exceptions except for reset. See “Exception Entry” and “Exception Return” in the relevant ARM documentation for more information.

The NVIC registers control interrupt handling. See “Nested Vectored Interrupt Controller (NVIC)” in the relevant ARM documentation for more information.

### 13.5.6.11 Data Types

The processor supports the following data types:

- 32-bit words
- 16-bit halfwords
- 8-bit bytes
- 32-bit single-precision floating point numbers
- 64-bit double-precision floating point numbers
- The processor manages all data memory accesses as little-endian. Instruction memory and *Private Peripheral Bus* (PPB) accesses are always little-endian. See “Memory Regions, Types and Attributes” in the relevant ARM documentation for more information.

### 13.5.6.12 Cortex Microcontroller Software Interface Standard (CMSIS)

For a Cortex-M7 microcontroller system, the *Cortex Microcontroller Software Interface Standard* (CMSIS) defines:

- A common way to:
  - Access peripheral registers
  - Define exception vectors
- The names of:
  - The registers of the core peripherals
  - The core exception vectors
- A device-independent interface for RTOS kernels, including a debug channel.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex-M7 processor.

The CMSIS simplifies the software development by enabling the reuse of template code and the combination of CMSIS-compliant software components from various middleware vendors. Software vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

This document includes the register names defined by the CMSIS, and gives short descriptions of the CMSIS functions that address the processor core and the core peripherals.

Note: This document uses the register short names defined by the CMSIS. In a few cases, these differ from the architectural short names that might be used in other documents.

More information about the CMSIS can be found in the relevant ARM documentation.

## 13.6 Cortex-M7 Configuration

The following table shows the configuration for Cortex-M7.

**Table 13-4. Cortex-M7 Configuration**

Features	Configuration
Debug	
Comparator set	Full comparator set: 4 DWT and 8 FPB comparators
ETM support	Instruction ETM interface
Internal Trace support (ITM)	ITM and DWT trace functionality implemented
CTI and WIC	Not embedded
TCM	
ITCM max size	128 KB
DTCM max size	128 KB
Cache	
Cache size	16 KB for instruction cache, 16 KB for data cache
Number of sets	256 for instruction cache, 128 for data cache
Number of ways	2 for instruction cache, 4 for data cache
Number of words per cache line	8 words (32 bytes)
ECC on Cache	Embedded
NVIC	
IRQ number	72
IRQ priority levels	0 to 3
MPU	
Number of regions	16
FPU	
FPU precision	Single and double precision
AHB Port	
AHBP addressing size	512 MB

For more details, refer to the ARM documentation referenced in [Section 13.2](#)



## 14. Debug and Test Features

### 14.1 Description


The device features a number of complementary debug and test capabilities. The Serial Wire Debug Port (SW-DP) is used for standard debugging functions, such as downloading code and single-stepping through programs. It also embeds a serial wire trace.

### 14.2 Embedded Characteristics

- Debug access to all memory and registers in the system, including Cortex-M register bank, when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- 6-pin Embedded Trace Macrocell (ETM) for instruction trace stream, including Core Sight Embedded Trace Buffer (ETB) and Trace Port Interface Unit (TPIU)
- IEEE1149.1 JTAG Boundary scan on All Digital Pins

## 14.3 Debug and Test Block Diagram

Figure 14-1. Debug and Test Block Diagram



## 14.4 Debug and Test Pin Description

Table 14-1. Debug and Test Signal List


Signal Name	Function	Type	Active Level
<b>Reset/Test</b>			
NRST	Microcontroller Reset	Input/Output	Low
TST	Test Select	Input	–
<b>Serial Wire Debug Port/JTAG Boundary Scan</b>			
TCK/SWCLK	Test Clock/Serial Wire Clock	Input	–
TDI	Test Data In	Input	–
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output	–
TMS/SWDIO	Test Mode Select/Serial Wire Input/Output	Input	–
JTAGSEL	JTAG Selection	Input	High
<b>Trace Debug Port</b>			
TRACECLK	Trace Clock	Output	–
TRACED0–3	Trace Data	Output	–

## 14.5 Application Examples

### 14.5.1 Debug Environment

Figure 14-2 shows a complete debug environment example. The SW-DP interface is used for standard debugging functions, such as downloading code and single-stepping through the program and viewing core and peripheral registers.


Figure 14-2. Application Debug Environment Example



## 14.5.2 Test Environment

Figure 14-3 shows a test environment example (JTAG Boundary scan). Test vectors are sent and interpreted by the tester. In this example, the “board in test” is designed using a number of JTAG-compliant devices. These devices can be connected to form a single scan chain.

Figure 14-3. Application Test Environment Example



## 14.6 Functional Description

### 14.6.1 Test Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash Programming mode. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations. To enable Fast Flash Programming mode, refer to [Section 16. “Fast Flash Programming Interface \(FFPI\)”](#).

### 14.6.2 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k $\Omega$ . By default, the NRST pin is configured as an input.

### 14.6.3 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in [Table 54-86 “AC Flash Characteristics”](#).

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, start-up level of this pin must be low to prevent unwanted erasing. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash. For details, refer to [Section 12.2 “Peripheral Signal Multiplexing on I/O Lines”](#).


### 14.6.4 Debug Architecture

[Figure 14-4](#) shows the debug architecture used. The Cortex-M7 embeds six functional units for debug:

- Serial Wire Debug Port (SW-DP) debug access
- FPB (Flash Patch Breakpoint)
- DWT (Data Watchpoint and Trace)
- ITM (Instrumentation Trace Macrocell)
- 6-pin Embedded Trace Macrocell (ETM) for instruction trace stream, including CoreSight Embedded Trace Buffer (ETB) and Trace Port Interface Unit (TPIU)
- IEEE1149.1 JTAG Boundary scan on all digital pins

The debug architecture information that follows is mainly dedicated to developers of SW-DP Emulators/Probes and debugging tool vendors for Cortex-M7-based microcontrollers. For further details on SW-DP, see the Cortex-M7 technical reference manual.

**Figure 14-4. Debug Architecture**



### 14.6.5 Serial Wire Debug Port (SW-DP) Pins

The SW-DP pins SWCLK and SWDIO are commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details on voltage reference and reset state, refer to [Section 3. “Signal Description”](#).

At startup, SW-DP pins are configured in SW-DP mode to allow connection with debugging probe.

SW-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SW-DP mode (System I/O mode) and general I/O mode is performed through the AHB Matrix Chip Configuration registers (CCFG\_SYSIO). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 kΩ to GND, so that it can be left unconnected for normal operations.

The JTAG debug ports TDI, TDO, TMS and TCK are inactive. They are provided for Boundary Scan Manufacturing Test purposes only. By default the SW-DP is active; TDO/TRACESWO can be used for trace.

**Table 14-2. SW-DP Pin List**

Pin Name	JTAG Boundary Scan	Serial Wire Debug Port
TMS/SWDIO	TMS	SWDIO
TCK/SWCLK	TCK	SWCLK
TDI	TDI	–
TDO/TRACESWO	TDO	TRACESWO (optional: trace)

SW-DP is selected when JTAGSEL is low. It is not possible to switch directly between SW-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

#### 14.6.6 Embedded Trace Module (ETM) Pins

The Embedded Trace Module (ETM) uses the Trace Port Interface Unit (TPIU) to export data out of the system.

The TPIU features the pins:

- TRACECLK—always exported to enable synchronization back with the data. PCK3 is used internally.
- TRACED0–3—the instruction trace stream.

#### 14.6.7 Flash Patch Breakpoint (FPB)

The FPB implements hardware breakpoints.

#### 14.6.8 Data Watchpoint and Trace (DWT)

The DWT contains four comparators which can be configured to generate:

- PC sampling packets at set intervals
- PC or Data watchpoint packets
- Watchpoint event to halt core

The DWT contains counters for:

- Clock cycle (CYCCNT)
- Folded instructions
- Load Store Unit (LSU) operations
- Sleep cycles
- CPI (all instruction cycles except for the first cycle)
- Interrupt overhead

#### 14.6.9 Instrumentation Trace Macrocell (ITM)

The ITM is an application driven trace source that supports printf style debugging to trace Operating System (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets which can be generated by three different sources with several priority levels:

- **Software trace:** Software can write directly to ITM stimulus registers. This can be done using the “printf” function. For more information, refer to [Section 14.6.7 “Flash Patch Breakpoint \(FPB\)”](#).
- **Hardware trace:** The ITM emits packets generated by the DWT.
- **Time stamping:** Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp.

##### 14.6.9.1 How to Configure the ITM

The following example describes how to output trace data in asynchronous trace mode.

1. Configure the TPIU for asynchronous trace mode. Refer to [Section 14.6.9.3 “How to Configure the TPIU”](#).
2. Enable the write accesses into the ITM registers by writing “0xC5ACCE55” into the Lock Access Register (Address: 0xE000FB0)
3. Write 0x00010015 into the Trace Control register:
  - Enable ITM.
  - Enable Synchronization packets.
  - Enable SWO behavior.
  - Fix the ATB ID to 1.
4. Write 0x1 into the Trace Enable register:
  - Enable the Stimulus port 0.
5. Write 0x1 into the Trace Privilege register:

- Stimulus port 0 only accessed in privileged mode (Clearing a bit in this register will result in the corresponding stimulus port being accessible in user mode.)
6. Write into the Stimulus port 0 register: TPIU (Trace Port Interface Unit)  
The TPIU acts as a bridge between the on-chip trace data and the Instruction Trace Macrocell (ITM).  
The TPIU formats and transmits trace data off-chip at frequencies asynchronous to the core.

#### 14.6.9.2 Asynchronous Mode

The TPIU is configured in asynchronous mode, trace data are output using the single TRACESWO pin. The TRACESWO signal is multiplexed with the TDO signal. As a consequence, asynchronous trace mode is only available when the Serial Wire Debug mode is selected.

Two encoding formats are available for the single pin output:

- Manchester encoded stream. This is the reset value.
- NRZ\_based UART byte structure

#### 14.6.9.3 How to Configure the TPIU

This example only concerns the asynchronous trace mode.

1. Set the TRCENA bit to 1 into the Debug Exception and Monitor Register (0xE00EDFC) to enable the use of trace and debug blocks.
2. Write 0x2 into the Selected Pin Protocol Register.
  - Select the Serial Wire output – NRZ
3. Write 0x100 into the Formatter and Flush Control Register.
4. Set the suitable clock prescaler value into the Async Clock Prescaler Register to scale the baud rate of the asynchronous output (this can be done automatically by the debugging tool).

#### 14.6.10 IEEE1149.1 JTAG Boundary Scan

IEEE1149.1 JTAG Boundary Scan allows pin-level access independent of the device packaging technology.

IEEE1149.1 JTAG Boundary Scan is enabled when TST is tied to low, while JTAGSEL is high during power-up, and must be kept in this state during the whole boundary scan operation. The SAMPLE, EXTEST and BYPASS functions are implemented. In Serial Wire Debug mode, the ARM processor responds with a non-JTAG chip ID that identifies the processor. This is not IEEE1149.1 JTAG-compliant.

It is not possible to switch directly between JTAG Boundary Scan and SWJ Debug Port operations. A chip reset must be performed after JTAGSEL is changed.

A Boundary Scan Descriptor Language (BSDL) file to set up the test is provided on [www.atmel.com](http://www.atmel.com).

##### 14.6.10.1 JTAG Boundary Scan Register

The Boundary Scan Register (BSR) contains a number of bits which correspond to active pins and associated control signals.

Each input/output pin corresponds to a 3-bit register in the BSR. The OUTPUT bit contains data that can be forced on the pad. The INPUT bit facilitates the observability of data applied to the pad. The CONTROL bit selects the direction of the pad.

For more information, refer to BSDL files available on [www.atmel.com](http://www.atmel.com).



### 14.6.11 ID Code Register

**Access:** Read-only

31	30	29	28	27	26	25	24
VERSION				PART NUMBER			
23	22	21	20	19	18	17	16
PART NUMBER							
15	14	13	12	11	10	9	8
PART NUMBER				MANUFACTURER IDENTITY			
7	6	5	4	3	2	1	0
MANUFACTURER IDENTITY							1

- **VERSION[31:28]: Product Version Number**

Set to 0x0.

- **PART NUMBER[27:12]: Product Part Number**

<b>PART NUMBER</b>
0x5B3D

- **MANUFACTURER IDENTITY[11:1]**

Set to 0x01F.

- **Bit[0] Required by IEEE Std. 1149.1.**

Set to 0x1.

<b>JTAG ID Code</b>
0x05B3_D03F

## 15. SAM-BA Boot Program

### 15.1 Description

The SAM-BA<sup>®</sup> Boot Program integrates an array of programs permitting download and/or upload into the different memories of the product.

### 15.2 Embedded Characteristics

- Default Boot Program
- Interface with SAM-BA<sup>®</sup> Graphic User Interface
- SAM-BA Boot
  - Supports several communication media
    - Serial Communication on UART0
    - USB device port communication up to 1Mbyte/s
  - USB Requirements
    - External crystal or external clock with frequency of 12 MHz or 16 MHz

### 15.3 Hardware and Software Constraints

- SAM-BA Boot uses the first 2048 bytes of the SRAM for variables and stacks. The remaining available bytes can be used for user code.
- USB Requirements
  - External crystal or external clock<sup>(1)</sup> with frequency of 12 MHz or 16 MHz
- UART0 requirements: None. If no accurate external clock source is available, the internal 12 MHz RC meets RS232 standards.

Note: 1. Must be 2500 ppm and 1.8V square wave signal.


**Table 15-1. Pins Driven during Boot Program Execution**

Peripheral	Pin	PIO Line
UART0	URXD0	PA9
UART0	UTXD0	PA10

## 15.4 Flow Diagram

The boot program implements the algorithm in [Figure 15-1](#).

**Figure 15-1. Boot Program Algorithm Flow Diagram**



The SAM-BA boot program looks for a source clock, either from the embedded main oscillator with external crystal (main oscillator enabled) or from a supported frequency signal applied to the XIN pin (Main oscillator in bypass mode).

If a clock is supplied by one of the two sources, the boot program checks that the frequency is one of the supported external frequencies. If the frequency is supported, USB activation is allowed. If no clock is supplied, or if a clock is supplied but the frequency is not a supported external frequency, the internal 12 MHz RC oscillator is used as the main clock. In this case, the USB is not activated due to the frequency drift of the 12 MHz RC oscillator.

## 15.5 Device Initialization

Initialization by the boot program follows the steps described below:

1. Stack setup.
2. Embedded Flash Controller setup.
3. External clock (crystal or external clock on XIN) detection.
4. External crystal or clock with supported frequency supplied.
  1. If yes, USB activation is allowed.
  2. If no, USB activation is not allowed. The internal 12 MHz RC oscillator is used.
5. Master clock switch to main oscillator.
6. C variable initialization.
7. PLLA setup: PLLA is initialized to generate a 48 MHz clock.
8. Watchdog disable.
9. Initialization of UART0 (115200 bauds, 8, N, 1).
10. Initialization of the USB Device Port (only if USB activation is allowed—see [Step 4](#)).
11. Wait for one of the following events:
  1. Check if USB device enumeration has occurred.
  2. Check if characters have been received in UART0.
12. Jump to SAM-BA Monitor (see [Section 15.6 "SAM-BA Monitor"](#))

## 15.6 SAM-BA Monitor

Once the communication interface is identified, the monitor runs in an infinite loop, waiting for different commands as shown in [Table 15-2](#).

**Table 15-2. Commands Available through the SAM-BA Boot**

Command	Action	Argument(s)	Example
<b>N</b>	Set Normal mode	No argument	<b>N#</b>
<b>T</b>	Set Terminal mode	No argument	<b>T#</b>
<b>O</b>	Write a byte	Address, Value#	<b>O200001,CA#</b>
<b>o</b>	Read a byte	Address,#	<b>o200001,#</b>
<b>H</b>	Write a half word	Address, Value#	<b>H200002,CAFE#</b>
<b>h</b>	Read a half word	Address,#	<b>h200002,#</b>
<b>W</b>	Write a word	Address, Value#	<b>W200000,CAFEDECA#</b>
<b>w</b>	Read a word	Address,#	<b>w200000,#</b>
<b>S</b>	Send a file	Address,#	<b>S200000,#</b>
<b>R</b>	Receive a file	Address, NbOfBytes#	<b>R200000,1234#</b>
<b>G</b>	Go	Address#	<b>G200200#</b>
<b>V</b>	Display version	No argument	<b>V#</b>

- Mode commands:
  - Normal mode configures SAM-BA Monitor to send/receive data in binary format
  - Terminal mode configures SAM-BA Monitor to send/receive data in ASCII format
- Write commands: Write a byte (**O**), a halfword (**H**) or a word (**W**) to the target
  - *Address*: Address in hexadecimal
  - *Value*: Byte, halfword or word to write in hexadecimal
- Read commands: Read a byte (**o**), a halfword (**h**) or a word (**w**) from the target
  - *Address*: Address in hexadecimal
  - *Output*: The byte, halfword or word read in hexadecimal
- Send a file (**S**): Send a file to a specified address
  - *Address*: Address in hexadecimal

Note: There is a time-out on this command which is reached when the prompt '>' appears before the end of the command execution.

- Receive a file (**R**): Receive data into a file from a specified address
  - *Address*: Address in hexadecimal
  - *NbOfBytes*: Number of bytes in hexadecimal to receive
- Go (**G**): Jump to a specified address and execute the code
  - *Address*: Address to jump in hexadecimal
- Get Version (**V**): Return the SAM-BA boot version

Note: In Terminal mode, when the requested command is performed, SAM-BA Monitor adds the following prompt sequence to its answer: <LF>+<CR>+>'.

## 15.6.1 UART0 Serial Port

Communication is performed through the UART0 initialized to 115200 Baud, 8, n, 1.

The Send and Receive File commands use the Xmodem protocol to communicate. Any terminal performing this protocol can be used to send the application file to the target. The size of the binary file to send depends on the SRAM size embedded in the product. In all cases, the size of the binary file must be smaller than the SRAM size because the Xmodem protocol requires some SRAM memory to work. See [Section 15.3 "Hardware and Software Constraints"](#)

## 15.6.2 Xmodem Protocol

The Xmodem protocol supported is the 128-byte length block. This protocol uses a two-character CRC-16 to guarantee detection of a maximum bit error.


The Xmodem protocol with CRC is accurate if both sender and receiver report successful transmission. Each block of the transfer has the following format:

<SOH><blk #><255-blk #><--128 data bytes--><checksum> in which:

- <SOH> = 01 hex
- <blk #> = binary number, starts at 01, increments by 1, and wraps 0FFH to 00H (not to 01)
- <255-blk #> = 1's complement of the blk#.
- <checksum> = 2 bytes CRC16

[Figure 15-2](#) shows a transmission using this protocol.

**Figure 15-2. Xmodem Transfer Example**



### 15.6.3 USB Device Port

The device uses the USB communication device class (CDC) drivers to take advantage of the installed PC RS-232 software to talk over the USB. The CDC class is implemented in all releases of Windows®, beginning with Windows 98SE. The CDC document, available at [www.usb.org](http://www.usb.org), describes a way to implement devices such as ISDN modems and virtual COM ports.

The Vendor ID (VID) is the Atmel vendor ID 0x03EB. The product ID (PID) is 0x6124. These references are used by the host operating system to mount the correct driver. On Windows systems, the INF files contain the correspondence between vendor ID and product ID.

For more details on VID/PID for end product/systems, refer to the Vendor ID form available from the USB Implementers Forum found at <http://www.usb.org/>.



**Unauthorized use of assigned or unassigned USB Vendor ID Numbers and associated Product ID Numbers is strictly prohibited.**

#### 15.6.3.1 Enumeration Process

The USB protocol is a master/slave protocol. This is the host that starts the enumeration sending requests to the device through the control endpoint. The device handles standard requests as defined in the USB Specification.

**Table 15-3. Handled Standard Requests**

Request	Definition
GET_DESCRIPTOR	Returns the current device configuration value.
SET_ADDRESS	Sets the device address for all future device access.
SET_CONFIGURATION	Sets the device configuration.
GET_CONFIGURATION	Returns the current device configuration value.
GET_STATUS	Returns status for the specified recipient.
SET_FEATURE	Set or Enable a specific feature.
CLEAR_FEATURE	Clear or Disable a specific feature.

The device also handles some class requests defined in the CDC class. .

**Table 15-4. Handled Class Requests**

Request	Definition
SET_LINE_CODING	Configures DTE rate, stop bits, parity and number of character bits.
GET_LINE_CODING	Requests current DTE rate, stop bits, parity and number of character bits.
SET_CONTROL_LINE_STATE	RS-232 signal used to tell the DCE device the DTE device is now present.

Unhandled requests are STALLED.

#### 15.6.3.2 Communication Endpoints

There are two communication endpoints. Endpoint 0 is used for the enumeration process. Endpoint 1 is a 64-byte Bulk OUT endpoint. Endpoint 2 is a 64-byte Bulk IN endpoint. SAM-BA Boot commands are sent by the host through endpoint 1. If required, the message is split by the host into several data payloads by the host driver.

If the command requires a response, the host can send IN transactions to pick up the response.

## 15.6.4 In Application Programming (IAP) Feature

The IAP feature is a function located in ROM that can be called by any software application.

When called, this function sends the desired FLASH command to the EEFC and waits for the Flash to be ready (looping while the FRDY bit is not set in the MC\_FSR register).

Since this function is executed from ROM, this allows Flash programming (such as sector write) to be done by code running in Flash.

The IAP function entry point is retrieved by reading the NMI vector in ROM (0x00800008).

This function takes two arguments as parameters:

- the index of the Flash bank to be programmed: 0 for EEFC0, 1 for EEFC1. For devices with only one bank, this parameter has no effect and can be either 0 or 1, only EEFC0 will be accessed.
- the command to be sent to the EEFC Command register.

This function returns the value of the EEFC\_FSR register.

An example of IAP software code follows:

```
// Example: How to write data in page 200 of the flash memory using ROM IAP
function

flash_page_num = 200
flash_cmd = 0
flash_status = 0
eefc_index = 0    (0 for EEFC0, 1 for EEFC1)

// Initialize the function pointer (retrieve function address from NMI
vector)*/
iap_function_address = 0x00800008

// Fill the flash page buffer at address 200 with the data to be written
for i=0, i < page_size, i++ do
    flash_sector_200_address[i] = your_data[i]

// Prepare the command to be sent to the EEFC Command register: key, page number
and write command
flash_cmd = (0x5A << 24) | (flash_page_num << 8) | flash_write_command;

// Call the IAP function with the right parameters and retrieve the status in
flash_status after completion
flash_status = iap_function (eefc_index, flash_cmd);
```

## 16. Fast Flash Programming Interface (FFPI)

### 16.1 Description

The Fast Flash Programming Interface (FFPI) provides parallel high-volume programming using a standard gang programmer. The parallel interface is fully handshaked and the device is considered to be a standard EEPROM. Additionally, the parallel protocol offers an optimized access to all the embedded Flash functionalities.

Although the Fast Flash Programming mode is a dedicated mode for high volume programming, this mode is not designed for in-situ programming.

### 16.2 Embedded Characteristics

- Programming Mode for High-volume Flash Programming Using Gang Programmer
  - Offers Read and Write Access to the Flash Memory Plane
  - Enables Control of Lock Bits and General-purpose NVM Bits
  - Enables Security Bit Activation
  - Disabled Once Security Bit is Set
- Parallel Fast Flash Programming Interface
  - Provides an 16-bit Parallel Interface to Program the Embedded Flash
  - Full Handshake Protocol




## 16.3 Parallel Fast Flash Programming

### 16.3.1 Device Configuration

In Fast Flash Programming mode, the device is in a specific test mode. Only a certain set of pins is significant. The rest of the PIOs are used as inputs with a pull-up. The crystal oscillator is in bypass mode. Other pins must be left unconnected.

**Figure 16-1. 16-bit Parallel Programming Interface**



**Table 16-1. Signal Description List**

Signal Name	Function	Type	Active Level	Comments
<b>Power</b>				
VDDIO	I/O Lines Power Supply	Power	–	–
VDDCORE	Core Power Supply	Power	–	–
VDDPLL	PLL Power Supply	Power	–	–
GND	Ground	Ground	–	–
<b>Clocks</b>				
XIN	Main Clock Input. This input can be tied to GND. In this case, the device is clocked by the internal RC oscillator.	Input	–	32 KHz to 50 MHz
<b>Test</b>				
TST	Test Mode Select	Input	High	Must be connected to VDDIO
PGMEN0	Test Mode Select	Input	High	Must be connected to VDDIO
PGMEN1	Test Mode Select	Input	High	Must be connected to VDDIO
<b>PIO</b>				
PGMNCMD	Valid command available	Input	Low	Pulled-up input at reset

**Table 16-1. Signal Description List (Continued)**

Signal Name	Function	Type	Active Level	Comments
PGMRDY	0: Device is busy 1: Device is ready for a new command	Output	High	Pulled-up input at reset
PGMNOE	Output Enable (active high)	Input	Low	Pulled-up input at reset
PGMNVALID	0: DATA[15:0] is in input mode 1: DATA[15:0] is in output mode	Output	Low	Pulled-up input at reset
PGMM[3:0]	Specifies DATA type (see <a href="#">Table 16-2</a> )	Input	–	Pulled-up input at reset
PGMD[15:0]	Bi-directional data bus	Input/Output	–	Pulled-up input at reset

### 16.3.2 Signal Names

Depending on the MODE settings, DATA is latched in different internal registers.

**Table 16-2. Mode Coding**

MODE[3:0]	Symbol	Data
0000	CMDE	Command Register
0001	ADDR0	Address Register LSBs
0010	ADDR1	–
0011	ADDR2	–
0100	ADDR3	Address Register MSBs
0101	DATA	Data Register
Default	IDLE	No register

When MODE is equal to CMDE, then a new command (strobed on DATA[15:0] signals) is stored in the command register.

**Table 16-3. Command Bit Coding**

DATA[15:0]	Symbol	Command Executed
0x0011	READ	Read Flash
0x0012	WP	Write Page Flash
0x0022	WPL	Write Page and Lock Flash
0x0032	EWP	Erase Page and Write Page
0x0042	EWPL	Erase Page and Write Page then Lock
0x0013	EA	Erase All
0x0014	SLB	Set Lock Bit
0x0024	CLB	Clear Lock Bit
0x0015	GLB	Get Lock Bit
0x0034	SGPB	Set General Purpose NVM bit
0x0044	CGPB	Clear General Purpose NVM bit
0x0025	GGPB	Get General Purpose NVM bit
0x0054	SSE	Set Security Bit

**Table 16-3. Command Bit Coding (Continued)**

DATA[15:0]	Symbol	Command Executed
0x0035	GSE	Get Security Bit
0x001F	WRAM	Write Memory
0x001E	GVE	Get Version

### 16.3.3 Entering Programming Mode

The following algorithm puts the device in Parallel Programming mode:

1. Apply the supplies as described in [Table 16-1](#).
2. Apply XIN clock within  $t_{POR\_RESET}$  if an external clock is available.
3. Wait for  $t_{POR\_RESET}$
4. Start a read or write handshaking.

Note: After reset, the device is clocked by the internal RC oscillator. Before clearing RDY signal, if an external clock (> 32 kHz) is connected to XIN, then the device switches on the external clock. Else, XIN input is not considered. A higher frequency on XIN speeds up the programmer handshake.


### 16.3.4 Programmer Handshaking

An handshake is defined for read and write operations. When the device is ready to start a new operation (RDY signal set), the programmer starts the handshake by clearing the NCMD signal. The handshaking is achieved once NCMD signal is high and RDY is high.

#### 16.3.4.1 Write Handshaking

For details on the write handshaking sequence, refer to [Figure 16-2](#) and [Table 16-4](#).

**Figure 16-2. Parallel Programming Timing, Write Sequence**



**Table 16-4. Write Handshake**

Step	Programmer Action	Device Action	Data I/O
1	Sets MODE and DATA signals	Waits for NCMD low	Input
2	Clears NCMD signal	Latches MODE and DATA	Input
3	Waits for RDY low	Clears RDY signal	Input


**Table 16-4. Write Handshake (Continued)**

Step	Programmer Action	Device Action	Data I/O
4	Releases MODE and DATA signals	Executes command and polls NCMD high	Input
5	Sets NCMD signal	Executes command and polls NCMD high	Input
6	Waits for RDY high	Sets RDY	Input

**16.3.4.2 Read Handshaking**

For details on the read handshaking sequence, refer to [Figure 16-3](#) and [Table 16-5](#).

**Figure 16-3. Parallel Programming Timing, Read Sequence**



**Table 16-5. Read Handshake**

Step	Programmer Action	Device Action	DATA I/O
1	Sets MODE and DATA signals	Waits for NCMD low	Input
2	Clears NCMD signal	Latch MODE and DATA	Input
3	Waits for RDY low	Clears RDY signal	Input
4	Sets DATA signal in tristate	Waits for NOE Low	Input
5	Clears NOE signal	–	Tristate
6	Waits for NVALID low	Sets DATA bus in output mode and outputs the flash contents.	Output
7	–	Clears NVALID signal	Output
8	Reads value on DATA Bus	Waits for NOE high	Output
9	Sets NOE signal		Output
10	Waits for NVALID high	Sets DATA bus in input mode	X
11	Sets DATA in output mode	Sets NVALID signal	Input
12	Sets NCMD signal	Waits for NCMD high	Input
13	Waits for RDY high	Sets RDY signal	Input

## 16.3.5 Device Operations

Several commands on the Flash memory are available. These commands are summarized in [Table 16-3](#). Each command is driven by the programmer through the parallel interface running several read/write handshaking sequences.

When a new command is executed, the previous one is automatically achieved. Thus, chaining a read command after a write automatically flushes the load buffer in the Flash.

### 16.3.5.1 Flash Read Command

This command is used to read the contents of the Flash memory. The read command can start at any valid address in the memory plane and is optimized for consecutive reads. Read handshaking can be chained; an internal address buffer is automatically increased.

**Table 16-6. Read Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	READ
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Read handshaking	DATA	*Memory Address++
5	Read handshaking	DATA	*Memory Address++
...	...	...	...
n	Write handshaking	ADDR0	Memory Address LSB
n+1	Write handshaking	ADDR1	Memory Address
n+2	Read handshaking	DATA	*Memory Address++
n+3	Read handshaking	DATA	*Memory Address++
...	...	...	...

### 16.3.5.2 Flash Write Command

This command is used to write the Flash contents.

The Flash memory plane is organized into several pages. Data to be written are stored in a load buffer that corresponds to a Flash memory page. The load buffer is automatically flushed to the Flash:

- before access to any page other than the current one
- when a new command is validated (MODE = CMDE)

The **Write Page** command (**WP**) is optimized for consecutive writes. Write handshaking can be chained; an internal address buffer is automatically increased.

**Table 16-7. Write Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	WP or WPL or EWP or EWPL
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Write handshaking	DATA	*Memory Address++
5	Write handshaking	DATA	*Memory Address++
...	...	...	...
n	Write handshaking	ADDR0	Memory Address LSB

**Table 16-7. Write Command (Continued)**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
n+1	Write handshaking	ADDR1	Memory Address
n+2	Write handshaking	DATA	*Memory Address++
n+3	Write handshaking	DATA	*Memory Address++
...	...	...	...

The Flash command **Write Page and Lock (WPL)** is equivalent to the Flash Write Command. However, the lock bit is automatically set at the end of the Flash write operation. As a lock region is composed of several pages, the programmer writes to the first pages of the lock region using Flash write commands and writes to the last page of the lock region using a Flash write and lock command.

The Flash command **Erase Page and Write (EWP)** is equivalent to the Flash Write Command. However, before programming the load buffer, the page is erased.

The Flash command **Erase Page and Write the Lock (EWPL)** combines EWP and WPL commands.

### 16.3.5.3 Flash Full Erase Command

This command is used to erase the Flash memory planes.

All lock regions must be unlocked before the Full Erase command by using the CLB command. Otherwise, the erase command is aborted and no page is erased.

**Table 16-8. Full Erase Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	EA
2	Write handshaking	DATA	0

### 16.3.5.4 Flash Lock Commands

Lock bits can be set using WPL or EWPL commands. They can also be set by using the **Set Lock** command (**SLB**). With this command, several lock bits can be activated. A Bit Mask is provided as argument to the command. When bit 0 of the bit mask is set, then the first lock bit is activated.

In the same way, the **Clear Lock** command (**CLB**) is used to clear lock bits.

**Table 16-9. Set and Clear Lock Bit Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SLB or CLB
2	Write handshaking	DATA	Bit Mask

Lock bits can be read using **Get Lock Bit** command (**GLB**). The  $n^{\text{th}}$  lock bit is active when the bit  $n$  of the bit mask is set.

**Table 16-10. Get Lock Bit Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GLB
2	Read handshaking	DATA	Lock Bit Mask Status 0 = Lock bit is cleared 1 = Lock bit is set

### 16.3.5.5 Flash General-purpose NVM Commands

General-purpose NVM bits (GP NVM bits) can be set using the **Set GPNVM** command (**SGPB**). This command also activates GP NVM bits. A bit mask is provided as argument to the command. When bit 0 of the bit mask is set, then the first GP NVM bit is activated.

In the same way, the **Clear GPNVM** command (**CGPB**) is used to clear general-purpose NVM bits. The general-purpose NVM bit is deactivated when the corresponding bit in the pattern value is set to 1.

**Table 16-11. Set/Clear GP NVM Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SGPB or CGPB
2	Write handshaking	DATA	GP NVM bit pattern value

General-purpose NVM bits can be read using the **Get GPNVM Bit** command (**GGPB**). The  $n^{\text{th}}$  GP NVM bit is active when bit  $n$  of the bit mask is set.

**Table 16-12. Get GP NVM Bit Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GGPB
2	Read handshaking	DATA	GP NVM Bit Mask Status 0 = GP NVM bit is cleared 1 = GP NVM bit is set

### 16.3.5.6 Flash Security Bit Command

A security bit can be set using the **Set Security Bit** command (SSE). Once the security bit is active, the Fast Flash programming is disabled. No other command can be run. An event on the Erase pin can erase the security bit once the contents of the Flash have been erased.

**Table 16-13. Set Security Bit Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	SSE
2	Write handshaking	DATA	0

Once the security bit is set, it is not possible to access FFPI. The only way to erase the security bit is to erase the Flash.

In order to erase the Flash, the user must perform the following:

1. Power-off the chip.
2. Power-on the chip with TST = 0.
3. Assert Erase during a period of more than 220 ms.
4. Power-off the chip.

Then it is possible to return to FFPI mode and check that Flash is erased.

### 16.3.5.7 Memory Write Command

This command is used to perform a write access to any memory location.

The **Memory Write** command (**WRAM**) is optimized for consecutive writes. Write handshaking can be chained; an internal address buffer is automatically increased.

**Table 16-14. Write Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	WRAM
2	Write handshaking	ADDR0	Memory Address LSB
3	Write handshaking	ADDR1	Memory Address
4	Write handshaking	DATA	*Memory Address++
5	Write handshaking	DATA	*Memory Address++
...	...	...	...
n	Write handshaking	ADDR0	Memory Address LSB
n+1	Write handshaking	ADDR1	Memory Address
n+2	Write handshaking	DATA	*Memory Address++
n+3	Write handshaking	DATA	*Memory Address++
...	...	...	...

#### 16.3.5.8 Get Version Command

The **Get Version** (GVE) command retrieves the version of the FFPI interface.

**Table 16-15. Get Version Command**

Step	Handshake Sequence	MODE[3:0]	DATA[15:0]
1	Write handshaking	CMDE	GVE
2	Read handshaking	DATA	Version



## 17. Bus Matrix (MATRIX)

### 17.1 Description

The Bus Matrix (MATRIX) implements a multi-layer AHB, based on the AHB-Lite protocol, that enables parallel access paths between multiple AHB masters and slaves in a system, thus increasing the overall bandwidth. The Bus Matrix interconnects 12 AHB masters to 9 AHB slaves. The normal latency to connect a master to a slave is one cycle. The exception is the default master of the accessed slave which is connected directly (zero cycle latency).

The Bus Matrix user interface is compliant with ARM Advanced Peripheral Bus.

### 17.2 Embedded Characteristics

- 12 Masters
- 9 Slaves
- One Decoder for Each Master
- Several Possible Boot Memories for Each Master before Remap
- One Remap Function for Each Master
- Support for Long Bursts of 32, 64, 128 and up to the 256-beat Word Burst AHB Limit
- Enhanced Programmable Mixed Arbitration for Each Slave
  - Round-Robin
  - Fixed Priority
- Programmable Default Master for Each Slave
  - No Default Master
  - Last Accessed Default Master
  - Fixed Default Master
- Deterministic Maximum Access Latency for Masters
- Zero or One Cycle Arbitration Latency for the First Access of a Burst
- Bus Lock Forwarding to Slaves
- Master Number Forwarding to Slaves
- One Special Function Register for Each Slave (not dedicated)
- Register Write Protection

## 17.2.1 Matrix Masters

The Bus Matrix manages 12 masters. Each master can perform an access concurrently with others, depending on the availability of the accessed slave. [Table 17-1](#) lists the available masters.

Each master has its own specifically-defined decoder. In order to simplify the addressing, all the masters have the same decodings.

**Table 17-1. Bus Matrix Masters**

Master No.	Name
0	Cortex-M7
1	Cortex-M7
2	Cortex-M7 Peripheral Port
3	Integrated Check Monitor
4, 5	XDMAC
6	ISI DMA
7	Reserved
8	USB DMA
9	Ethernet MAC DMA
10	CAN0 DMA
11	CAN1 DMA

## 17.2.2 Matrix Slaves

The Bus Matrix manages nine slaves. Each slave has its own arbiter, providing a different arbitration per slave.

**Table 17-2. Bus Matrix Slaves**

Slave No.	Name
0	Internal SRAM
1	Internal SRAM
2	Internal ROM
3	Internal Flash
4	USB High Speed Dual Port RAM (DPR)
5	External Bus Interface
6	QSPI
7	Peripheral Bridge
8	AHB Slave

### 17.2.3 Master to Slave Access

Table 17-3 provides valid paths for master to slave accesses. The paths shown as “-” are forbidden or not wired.

Table 17-3. Master to Slave Access

Masters		0	1	2	3	4	5	6	7	8	9	10	11
Slaves		Cortex-M7	Cortex-M7	Cortex-M7 Periph. Port	ICM	Central DMA IF0	Central DMA IF1	ISI DMA	Reserved	USB DMA	GMAC DMA	CAN0 DMA	CAN1 DMA
0	Internal SRAM	-	-	-	X	X	-	-	-	-	-	-	-
1	Internal SRAM	-	-	-	-	-	X	X	-	X	X	X	X
2	Internal ROM	X	-	-	-	-	-	-	-	-	-	-	-
3	Internal Flash	X	-	-	X	-	X	-	-	X	X	-	-
4	USB High-speed Dual Port RAM	-	X	-	-	-	-	-	-	-	-	-	-
5	External Bus Interface	-	X	-	X	X	X	X	-	X	X	X	X
6	QSPI	X	-	-	X	-	X	-	-	X	X	-	-
7	Peripheral Bridge	-	X	X	-	-	X	-	-	-	-	-	-
8	Cortex-M7 AHB Slave (AHBS) <sup>(1)</sup>	-	-	-	X	X	-	X	-	X	X	X	X

Note: 1. The connection of the Cortex-M7 processor to the SRAM is defined in [Section 7. "Interconnect"](#) and [Section 9.1 "Embedded Memories"](#).

## 17.3 Memory Mapping

The Bus Matrix provides one decoder for every AHB master interface. The decoder offers each AHB master several memory mappings. Each memory area may be assigned to several slaves. Booting at the same address while using different AHB slaves (i.e., external RAM, internal ROM or internal Flash, etc.) becomes possible.

The Bus Matrix user interface provides the Master Remap Control Register (MATRIX\_MRCCR) that performs remap action for every master independently.

## 17.4 Special Bus Granting Mechanism

The Bus Matrix provides some speculative bus granting techniques in order to anticipate access requests from masters, reducing latency at the first access of a burst, or for a single transfer, as long as the slave is free from any other master access.

The bus granting technique sets a different default master for every slave.

At the end of the current access, if no other request is pending, the slave remains connected to its associated default master. A slave can be associated with three kinds of default masters:

- No default master
- Last access master
- Fixed default master

To change from one type of default master to another, the Bus Matrix user interface provides the Slave Configuration Registers, one for every slave, that set a default master for each slave. The Slave Configuration Register contains two fields: DEFMSTR\_TYPE and FIXED\_DEFMSTR. The 2-bit DEFMSTR\_TYPE field selects the default master type (no default, last access master, fixed default master), whereas the 4-bit FIXED\_DEFMSTR

field selects a fixed default master provided that DEFMSTR\_TYPE is set to fixed default master. Refer to [Section 17.12.2 "Bus Matrix Slave Configuration Registers"](#).

## 17.5 No Default Master

After the end of the current access, if no other request is pending, the slave is disconnected from all masters.

This configuration incurs one latency clock cycle for the first access of a burst after bus Idle. Arbitration without default master may be used for masters that perform significant bursts or several transfers with no Idle in between, or if the slave bus bandwidth is widely used by one or more masters.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput whatever the number of requesting masters.

## 17.6 Last Access Master

After the end of the current access, if no other request is pending, the slave remains connected to the last master that performed an access request.

This allows the Bus Matrix to remove the one latency cycle for the last master that accessed the slave. Other non privileged masters still get one latency clock cycle if they want to access the same slave. This technique is useful for masters that mainly perform single accesses or short bursts with some Idle cycles in between.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput whatever is the number of requesting masters.

## 17.7 Fixed Default Master

At the end of the current access, if no other request is pending, the slave connects to its fixed default master. Unlike the last access master, the fixed default master does not change unless the user modifies it by software (FIXED\_DEFMSTR field of the related MATRIX\_SCFG).

This allows the Bus Matrix arbiters to remove the one latency clock cycle for the fixed default master of the slave. All requests attempted by the fixed default master do not cause any arbitration latency, whereas other non-privileged masters will get one latency cycle. This technique is useful for a master that mainly performs single accesses or short bursts with Idle cycles in between.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput, regardless of the number of requesting masters.

## 17.8 Arbitration

The Bus Matrix provides an arbitration technique that reduces latency when conflicting cases occur; for example, when two or more masters try to access the same slave at the same time. One arbiter per AHB slave is provided, so that each slave is arbitrated differently.

The Bus Matrix provides the user with two arbitration types for each slave:

1. Round-robin Arbitration (default)
2. Fixed Priority Arbitration

Each algorithm may be complemented by selecting a default master configuration for each slave.

When re-arbitration is required, specific conditions apply. See [Section 17.8.1 "Arbitration Scheduling"](#).

### 17.8.1 Arbitration Scheduling

Each arbiter has the ability to arbitrate between requests from two or more masters. To avoid burst breaking and to provide maximum throughput for slave interfaces, arbitration should take place during the following cycles:

1. Idle cycles: When a slave is not connected to any master or is connected to a master which is not currently accessing it.
2. Single cycles: When a slave is currently doing a single access.
3. End of Burst cycles: When the current cycle is the last cycle of a burst transfer. For defined length burst, predicted end of burst matches the size of the transfer but is managed differently for undefined length burst. See [Section 17.8.1.1 "Undefined Length Burst Arbitration"](#)
4. Slot cycle limit: When the slot cycle counter has reached the limit value indicating that the current master access is too long and must be broken. See [Section 17.8.1.2 "Slot Cycle Limit Arbitration"](#)

#### 17.8.1.1 Undefined Length Burst Arbitration

In order to prevent long AHB burst lengths that can lock the access to the slave for an excessive period of time, the user can trigger the re-arbitration before the end of the incremental bursts. The re-arbitration period can be selected from the following Undefined Length Burst Type (ULBT) possibilities:

1. Unlimited: no predetermined end of burst is generated. This value enables 1-Kbyte burst lengths.
2. 1-beat bursts: predetermined end of burst is generated at each single transfer during the INCR transfer.
3. 4-beat bursts: predetermined end of burst is generated at the end of each 4-beat boundary during INCR transfer.
4. 8-beat bursts: predetermined end of burst is generated at the end of each 8-beat boundary during INCR transfer.
5. 16-beat bursts: predetermined end of burst is generated at the end of each 16-beat boundary during INCR transfer.
6. 32-beat bursts: predetermined end of burst is generated at the end of each 32-beat boundary during INCR transfer.
7. 64-beat bursts: predetermined end of burst is generated at the end of each 64-beat boundary during INCR transfer.
8. 128-beat bursts: predetermined end of burst is generated at the end of each 128-beat boundary during INCR transfer.

The use of undefined length 16-beat bursts, or less, is discouraged since this decreases the overall bus bandwidth due to arbitration and slave latencies at each first access of a burst.

If the master does not permanently and continuously request the same slave or has an intrinsically limited average throughput, the ULBT should be left at its default unlimited value, knowing that the AHB specification natively limits all word bursts to 256 beats and double-word bursts to 128 beats because of its 1-Kbyte address boundaries.

Unless duly needed, the ULBT should be left at its default value of 0 for power saving.

This selection is made through the ULBT field of the Master Configuration Registers (MATRIX\_MCFG).

#### 17.8.1.2 Slot Cycle Limit Arbitration

The Bus Matrix contains specific logic to break long accesses, such as very long bursts on a very slow slave (e.g., an external low speed memory). At each arbitration time, a counter is loaded with the value previously written in the SLOT\_CYCLE field of the related Slave Configuration Register (MATRIX\_SCFG) and decreased at each clock cycle. When the counter elapses, the arbiter has the ability to re-arbitrate at the end of the current AHB bus access cycle.

Unless a master has a very tight access latency constraint, which could lead to data overflow or underflow due to a badly undersized internal FIFO with respect to its throughput, the Slot Cycle Limit should be disabled (SLOT\_CYCLE = 0) or set to its default maximum value in order not to inefficiently break long bursts performed by some Atmel masters.

In most cases, this feature is not needed and should be disabled for power saving.

**Warning:** This feature cannot prevent any slave from locking its access indefinitely.

## 17.8.2 Arbitration Priority Scheme

The bus Matrix arbitration scheme is organized in priority pools.

Round-robin priority is used in the highest and lowest priority pools, whereas fixed level priority is used between priority pools and in the intermediate priority pools.

For each slave, each master is assigned to one of the slave priority pools through the priority registers for slaves (MxPR fields of MATRIX\_PRAS and MATRIX\_PRBS). When evaluating master requests, this programmed priority level always takes precedence.

After reset, all the masters belong to the lowest priority pool (MxPR = 0) and are therefore granted bus access in a true round-robin order.

The highest priority pool must be specifically reserved for masters requiring very low access latency. If more than one master belongs to this pool, they will be granted bus access in a biased round-robin manner which allows tight and deterministic maximum access latency from AHB bus requests. In the worst case, any currently occurring high-priority master request will be granted after the current bus master access has ended and other high priority pool master requests, if any, have been granted once each.

The lowest priority pool shares the remaining bus bandwidth between AHB Masters.

Intermediate priority pools allow fine priority tuning. Typically, a moderately latency-critical master or a bandwidth-only critical master will use such a priority level. The higher the priority level (MxPR value), the higher the master priority.

All combinations of MxPR values are allowed for all masters and slaves. For example, some masters might be assigned the highest priority pool (round-robin), and remaining masters the lowest priority pool (round-robin), with no master for intermediate fix priority levels.

If more than one master requests the slave bus, regardless of the respective masters priorities, no master will be granted the slave bus for two consecutive runs. A master can only get back-to-back grants so long as it is the only requesting master.

### 17.8.2.1 Fixed Priority Arbitration

The fixed priority arbitration algorithm is the first and only arbitration algorithm applied between masters from distinct priority pools. It is also used in priority pools other than the highest and lowest priority pools (intermediate priority pools).

Fixed priority arbitration is used by the Bus Matrix arbiters to dispatch the requests from different masters to the same slave by using the fixed priority defined by the user. If two or more master requests are active at the same time, the master with the highest priority number is serviced first. In intermediate priority pools, if two or more master requests with the same priority are active at the same time, the master with the highest number is serviced first.

For each slave, the priority of each master is defined in the MxPR field in the Priority Registers, MATRIX\_PRAS and MATRIX\_PRBS.

### 17.8.2.2 Round-Robin Arbitration

Round-robin arbitration is only used in the highest and lowest priority pools. It allows the Bus Matrix arbiters to properly dispatch requests from different masters to the same slave. If two or more master requests are active at the same time in the priority pool, they are serviced in a round-robin increasing master number order.

## 17.9 System I/O Configuration

The System I/O Configuration register (CCFG\_SYSIO) configures I/O lines in System I/O mode (such as JTAG, ERASE, USB, etc.) or as general purpose I/O lines. Enabling or disabling the corresponding I/O lines in peripheral mode or in PIO mode (PIO\_PER or PIO\_PDR registers) in the PIO controller has no effect. However, the direction (input or output), pull-up, pull-down and other mode control is still managed by the PIO controller.

## 17.10 SMC NAND Flash Chip Select Configuration

The SMC Nand Flash Chip Select Configuration Register (CCFG\_SMCNFCS) manages the chip select signal (NCSx) and its assignment to NAND Flash.

Each NCSx may or may not be individually assigned to NAND Flash. When the NCSx is assigned to NAND Flash, the signals NANDOE and NANDWE are used for the NCSx signals selected.

## 17.11 Register Write Protection

To prevent any single software error from corrupting MATRIX behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [Write Protection Mode Register](#) (MATRIX\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [Write Protection Status Register](#) (MATRIX\_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS flag is reset by writing the Bus Matrix Write Protect Mode Register (MATRIX\_WPMR) with the appropriate access key WPKEY.

The following registers can be write-protected:

- [Bus Matrix Master Configuration Registers](#)
- [Bus Matrix Slave Configuration Registers](#)
- [Bus Matrix Priority Registers A For Slaves](#)
- [Bus Matrix Priority Registers B For Slaves](#)
- [Bus Matrix Master Remap Control Register](#)



## 17.12 Bus Matrix (MATRIX) User Interface

Table 17-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Master Configuration Register 0	MATRIX_MCFG0	Read/Write	0x00000001
0x0004	Master Configuration Register 1	MATRIX_MCFG1	Read/Write	0x00000000
0x0008	Master Configuration Register 2	MATRIX_MCFG2	Read/Write	0x00000000
0x000C	Master Configuration Register 3	MATRIX_MCFG3	Read/Write	0x00000000
0x0010	Master Configuration Register 4	MATRIX_MCFG4	Read/Write	0x00000000
0x0014	Master Configuration Register 5	MATRIX_MCFG5	Read/Write	0x00000000
0x0018	Master Configuration Register 6	MATRIX_MCFG6	Read/Write	0x00000000
0x001C	Reserved	–	–	–
0x0020	Master Configuration Register 8	MATRIX_MCFG8	Read/Write	0x00000000
0x0024	Master Configuration Register 9	MATRIX_MCFG9	Read/Write	0x00000000
0x0028	Master Configuration Register 10	MATRIX_MCFG10	Read/Write	0x00000000
0x002C	Master Configuration Register 11	MATRIX_MCFG11	Read/Write	0x00000000
0x0030–0x003C	Reserved	–	–	–
0x0040	Slave Configuration Register 0	MATRIX_SCFG0	Read/Write	0x000001FF
0x0044	Slave Configuration Register 1	MATRIX_SCFG1	Read/Write	0x000001FF
0x0048	Slave Configuration Register 2	MATRIX_SCFG2	Read/Write	0x000001FF
0x004C	Slave Configuration Register 3	MATRIX_SCFG3	Read/Write	0x000001FF
0x0050	Slave Configuration Register 4	MATRIX_SCFG4	Read/Write	0x000001FF
0x0054	Slave Configuration Register 5	MATRIX_SCFG5	Read/Write	0x000001FF
0x0058	Slave Configuration Register 6	MATRIX_SCFG6	Read/Write	0x000001FF
0x005C	Slave Configuration Register 7	MATRIX_SCFG7	Read/Write	0x000001FF
0x0060	Slave Configuration Register 8	MATRIX_SCFG8	Read/Write	0x000001FF
0x0064–0x007C	Reserved	–	–	–
0x0080	Priority Register A for Slave 0	MATRIX_PRAS0	Read/Write	0x33333333 <sup>(1)</sup>
0x0084	Priority Register B for Slave 0	MATRIX_PRBS0	Read/Write	0x00003333 <sup>(1)</sup>
0x0088	Priority Register A for Slave 1	MATRIX_PRAS1	Read/Write	0x33333333 <sup>(1)</sup>
0x008C	Priority Register B for Slave 1	MATRIX_PRBS1	Read/Write	0x00003333 <sup>(1)</sup>
0x0090	Priority Register A for Slave 2	MATRIX_PRAS2	Read/Write	0x33333333 <sup>(1)</sup>
0x0094	Priority Register B for Slave 2	MATRIX_PRBS2	Read/Write	0x00003333 <sup>(1)</sup>
0x0098	Priority Register A for Slave 3	MATRIX_PRAS3	Read/Write	0x33333333 <sup>(1)</sup>
0x009C	Priority Register B for Slave 3	MATRIX_PRBS3	Read/Write	0x00003333 <sup>(1)</sup>
0x00A0	Priority Register A for Slave 4	MATRIX_PRAS4	Read/Write	0x33333333 <sup>(1)</sup>
0x00A4	Priority Register B for Slave 4	MATRIX_PRBS4	Read/Write	0x00003333 <sup>(1)</sup>
0x00A8	Priority Register A for Slave 5	MATRIX_PRAS5	Read/Write	0x33333333 <sup>(1)</sup>
0x00AC	Priority Register B for Slave 5	MATRIX_PRBS5	Read/Write	0x00003333 <sup>(1)</sup>

**Table 17-4. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x00B0	Priority Register A for Slave 6	MATRIX_PRAS6	Read/Write	0x33333333 <sup>(1)</sup>
0x00B4	Priority Register B for Slave 6	MATRIX_PRBS6	Read/Write	0x00003333 <sup>(1)</sup>
0x00B8	Priority Register A for Slave 7	MATRIX_PRAS7	Read/Write	0x33333333 <sup>(1)</sup>
0x00BC	Priority Register B for Slave 7	MATRIX_PRBS7	Read/Write	0x00003333 <sup>(1)</sup>
0x00C0	Priority Register A for Slave 8	MATRIX_PRAS8	Read/Write	0x33333333 <sup>(1)</sup>
0x00C4	Priority Register B for Slave 8	MATRIX_PRBS8	Read/Write	0x00003333 <sup>(1)</sup>
0x00C8–0x00FC	Reserved	–	–	–
0x0100	Master Remap Control Register	MATRIX_MRCR	Read/Write	0x00000000
0x0104–0x010C	Reserved	–	–	–
0x0110	CAN0 Configuration Register	CCFG_CAN0	Read/Write	0x2040019D
0x0114	System I/O and CAN1 Configuration Register	CCFG_SYSIO	Read/Write	0x20400000
0x0118–0x0120	Reserved	–	–	–
0x0124	SMC NAND Flash Chip Select Configuration Register	CCFG_SMCNFC	Read/Write	0x00000000
0x0128–0x01E0	Reserved	–	–	–
0x01E4	Write Protection Mode Register	MATRIX_WPMR	Read/Write	0x00000000
0x01E8	Write Protection Status Register	MATRIX_WPSR	Read-only	0x00000000
0x01EC–0x01FC	Reserved	–	–	–

Notes: 1. Values in the Bus Matrix Priority Registers are product-dependent.

## 17.12.1 Bus Matrix Master Configuration Registers

**Name:** MATRIX\_MCFG0..MATRIX\_MCFG11

**Address:** 0x40088000

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	ULBT		

This register can only be written if the WPEN bit is cleared in the [Write Protection Mode Register](#).

### • ULBT: Undefined Length Burst Type

Value	Name	Description
0	UNLTD_LENGTH	Unlimited Length Burst—No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.  This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave.
1	SINGLE_ACCESS	Single Access—The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence.
2	4BEAT_BURST	4-beat Burst—The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats.
3	8BEAT_BURST	8-beat Burst—The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats.
4	16BEAT_BURST	16-beat Burst—The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats.
5	32BEAT_BURST	32-beat Burst —The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats.
6	64BEAT_BURST	64-beat Burst—The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats.
7	128BEAT_BURST	128-beat Burst—The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.

Note: Unless duly needed, the ULBT should be left at its default 0 value for power saving.

## 17.12.2 Bus Matrix Slave Configuration Registers

**Name:** MATRIX\_SCFG0..MATRIX\_SCFG8

**Address:** 0x40088040

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	FIXED_DEFMSTR				DEFMSTR_TYPE	
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	SLOT_CYCLE
7	6	5	4	3	2	1	0
SLOT_CYCLE							

This register can only be written if the WPEN bit is cleared in the [Write Protection Mode Register](#).

### • SLOT\_CYCLE: Maximum Bus Grant Duration for Masters

When SLOT\_CYCLE AHB clock cycles have elapsed since the last arbitration, a new arbitration takes place to let another master access this slave. If another master is requesting the slave bus, then the current master burst is broken.

If SLOT\_CYCLE = 0, the slot cycle limit feature is disabled and bursts always complete unless broken according to the ULBT.

This limit has been placed in order to enforce arbitration so as to meet potential latency constraints of masters waiting for slave access.

This limit must not be too small. Unreasonably small values break every burst and the Bus Matrix arbitrates without performing any data transfer. The default maximum value is usually an optimal conservative choice.

In most cases, this feature is not needed and should be disabled for power saving.

See “[Slot Cycle Limit Arbitration](#)” for details.

### • DEFMSTR\_TYPE: Default Master Type

Value	Name	Description
0	NONE	No Default Master—At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters. This results in a one clock cycle latency for the first access of a burst transfer or for a single access.
1	LAST	Last Default Master—At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it. This results in not having one clock cycle latency when the last master tries to access the slave again.
2	FIXED	Fixed Default Master—At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field. This results in not having one clock cycle latency when the fixed master tries to access the slave again.

### • FIXED\_DEFMSTR: Fixed Default Master

This is the number of the Default Master for this slave. Only used if DEFMSTR\_TYPE is 2. Specifying the number of a master which is not connected to the selected slave is equivalent to setting DEFMSTR\_TYPE to 0.

### 17.12.3 Bus Matrix Priority Registers A For Slaves

**Name:** MATRIX\_PRAS0..MATRIX\_PRAS8

**Address:** 0x40088080 [0], 0x40088088 [1], 0x40088090 [2], 0x40088098 [3], 0x400880A0 [4], 0x400880A8 [5], 0x400880B0 [6], 0x400880B8 [7], 0x400880C0 [8]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	M6PR	
23	22	21	20	19	18	17	16
–	–	M5PR		–	–	M4PR	
15	14	13	12	11	10	9	8
–	–	M3PR		–	–	M2PR	
7	6	5	4	3	2	1	0
–	–	M1PR		–	–	M0PR	

This register can only be written if the WPE bit is cleared in the [Write Protection Mode Register](#).

- **MxPR: Master x Priority**

Fixed priority of Master x for accessing the selected slave. The higher the number, the higher the priority.

All the masters programmed with the same MxPR value for the slave make up a priority pool.

Round-robin arbitration is used in the lowest (MxPR = 0) and highest (MxPR = 3) priority pools.

Fixed priority is used in intermediate priority pools (MxPR = 1) and (MxPR = 2).

See [“Arbitration Priority Scheme”](#) for details.

## 17.12.4 Bus Matrix Priority Registers B For Slaves

**Name:** MATRIX\_PRBS0..MATRIX\_PRBS8

**Address:** 0x40088084 [0], 0x4008808C [1], 0x40088094 [2], 0x4008809C [3], 0x400880A4 [4], 0x400880AC [5], 0x400880B4 [6], 0x400880BC [7], 0x400880C4 [8]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	M11PR		–	–	M10PR	
7	6	5	4	3	2	1	0
–	–	M9PR		–	–	M8PR	

This register can only be written if the WPE bit is cleared in the [Write Protection Mode Register](#).

- **MxPR: Master x Priority**

Fixed priority of Master x for accessing the selected slave. The higher the number, the higher the priority.

All the masters programmed with the same MxPR value for the slave make up a priority pool.

Round-robin arbitration is used in the lowest (MxPR = 0) and highest (MxPR = 3) priority pools.

Fixed priority is used in intermediate priority pools (MxPR = 1) and (MxPR = 2).

See [“Arbitration Priority Scheme”](#) for details.

## 17.12.5 Bus Matrix Master Remap Control Register

**Name:** MATRIX\_MRCR

**Address:** 0x40088100

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	RCB11	RCB10	RCB9	RCB8
7	6	5	4	3	2	1	0
–	RCB6	RCB5	RCB4	RCB3	RCB2	RCB1	RCB0

This register can only be written if the WPEN bit is cleared in the [Write Protection Mode Register](#).

- **RCBx: Remap Command Bit for Master x**

0: Disables remapped address decoding for the selected Master.

1: Enables remapped address decoding for the selected Master.

## 17.12.6 CAN0 Configuration Register

**Name:** CCFG\_CAN0

**Address:** 0x40088110

**Access:** Read/Write

31	30	29	28	27	26	25	24
CAN0DMABA							
23	22	21	20	19	18	17	16
CAN0DMABA							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	Reserved
7	6	5	4	3	2	1	0
Reserved							

- **Reserved:** Do not change the reset value

- **CAN0DMABA: CAN0 DMA Base Address**

Gives the 16-bit MSB of the CAN0 DMA base address. The 16-bit LSB must be programmed into CAN0 user interface.

Default address is 0x20400000.



## 17.12.7 System I/O and CAN1 Configuration Register

**Name:** CCFG\_SYSIO

**Address:** 0x40088114

**Access:** Read/Write

31	30	29	28	27	26	25	24
CAN1DMABA							
23	22	21	20	19	18	17	16
CAN1DMABA							
15	14	13	12	11	10	9	8
–	–	–	SYSIO12	–	–	–	–
7	6	5	4	3	2	1	0
SYSIO7	SYSIO6	SYSIO5	SYSIO4	–	–	–	–

- **SYSIO4: PB4 or TDI Assignment**

0: TDI function selected.

1: PB4 function selected.

- **SYSIO5: PB5 or TDO/TRACESWO Assignment**

0: TDO/TRACESWO function selected.

1: PB5 function selected.

- **SYSIO6: PB6 or TMS/SWDIO Assignment**

0: TMS/SWDIO function selected.

1: PB6 function selected.

- **SYSIO7: PB7 or TCK/SWCLK Assignment**

0: TCK/SWCLK function selected.

1: PB7 function selected.

- **SYSIO12: PB12 or ERASE Assignment**

0: ERASE function selected.

1: PB12 function selected.

- **CAN1DMABA: CAN1 DMA Base Address**

Give the 16-bit MSB of the CAN1 DMA base address. The 16-bit LSB must be programmed into CAN1 User interface.

Default address is 0x20400000.

## 17.12.8 SMC NAND Flash Chip Select Configuration Register

**Name:** CCFG\_SMCNFCS

**Address:** 0x40088124

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	SDRAMEN	SMC_NFCS3	SMC_NFCS2	SMC_NFCS1	SMC_NFCS0

- **SMC\_NFCS0: SMC NAND Flash Chip Select 0 Assignment**

0: NCS0 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS0).

1: NCS0 is assigned to a NAND Flash (NANDOE and NANWE used for NCS0).

- **SMC\_NFCS1: SMC NAND Flash Chip Select 1 Assignment**

0: NCS1 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS1).

1: NCS1 is assigned to a NAND Flash (NANDOE and NANWE used for NCS1).

- **SMC\_NFCS2: SMC NAND Flash Chip Select 2 Assignment**

0: NCS2 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS2).

1: NCS2 is assigned to a NAND Flash (NANDOE and NANWE used for NCS2).

- **SMC\_NFCS3: SMC NAND Flash Chip Select 3 Assignment**

0: NCS3 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS3).

1: NCS3 is assigned to a NAND Flash (NANDOE and NANWE used for NCS3).

- **SDRAMEN: SDRAM Enable**

0: Disables SDRAM support.

1: Enables SDRAM support.

## 17.12.9 Write Protection Mode Register

**Name:** MATRIX\_WPMR

**Address:** 0x400881E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x4D4154 (“MAT” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x4D4154 (“MAT” in ASCII).

See [Section 17.11 "Register Write Protection"](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x4D4154	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 17.12.10 Write Protection Status Register

**Name:** MATRIX\_WPSR

**Address:** 0x400881E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last write of the MATRIX\_WPMR.

1: A write protection violation has occurred since the last write of the MATRIX\_WPMR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 18. USB Transmitter Macrocell Interface (UTMI)

### 18.1 Description

The USB Transmitter Macrocell Interface (UTMI) registers manage specific aspects of the integrated USB transmitter macrocell functionality not controlled in USB sections.

### 18.2 Embedded Characteristics

- 32-bit UTMI Registers Control Product-specific Behavior

## 18.3 USB Transmitter Macrocell Interface (UTMI) User Interface

Table 18-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00-0x0C	Reserved	–	–	–
0x10	OHCI Interrupt Configuration Register	UTMI_OHCIICR	Read/Write	0x0
0x14–0x2C	Reserved	–	–	–
0x30	UTMI Clock Trimming Register	UTMI_CKTRIM	Read/Write	0x00010000
0x34–0x3C	Reserved	–	–	–
0x40-0xFC	Reserved	–	–	–

### 18.3.1 OHCI Interrupt Configuration Register

**Name:** UTMI\_OHCIICR

**Address:** 0x400E0410

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
UDPPUDIS	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	APPSTART	ARIE	–	–	–	RES0

- **RESx: USB PORTx Reset**

0: Resets USB port.

1: Usable USB port.

- **ARIE: OHCI Asynchronous Resume Interrupt Enable**

0: Interrupt disabled.

1: Interrupt enabled.

- **APPSTART: Reserved**

0: Must write 0.

- **UDPPUDIS: USB Device Pull-up Disable**

0: USB device pull-up connection is enabled.

1: USB device pull-up connection is disabled.

### 18.3.2 UTMI Clock Trimming Register

**Name:** UTMI\_CKTRIM

**Address:** 0x400E0430

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	FREQ	

- **FREQ: UTMI Reference Clock Frequency**

Value	Name	Description
0	XTAL12	12 MHz reference clock
1	XTAL16	16 MHz reference clock



## 19. Chip Identifier (CHIPID)

### 19.1 Description

Chip Identifier (CHIPID) registers permit recognition of the device and its revision. These registers provide the sizes and types of the on-chip memories, as well as the set of embedded peripherals.

Two CHIPID registers are embedded: Chip ID Register (CHIPID\_CIDR) and Chip ID Extension Register (CHIPID\_EXID). Both registers contain a hard-wired value that is read-only.

The CHIPID\_CIDR contains the following fields:

- VERSION: Identifies the revision of the silicon
- EPROC: Indicates the embedded ARM processor
- NVPTYP and NVPSIZ: Identify the type of embedded non-volatile memory and the size
- SRAMSIZ: Indicates the size of the embedded SRAM
- ARCH: Identifies the set of embedded peripherals
- EXT: Shows the use of the extension identifier register

The CHIPID\_EXID register is device-dependent and reads 0 if CHIPID\_CIDR.EXT = 0.

### 19.2 Embedded Characteristics

- Chip ID Registers
  - Identification of the Device Revision, Sizes of the Embedded Memories, Set of Peripherals, Embedded Processor

Table 19-1. Chip ID Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAME70Q21	0xA102_0E00	0x00000002
SAME70Q20	0xA102_0C00	0x00000002
SAME70Q19	0xA10D_0A00	0x00000002
SAME70N21	0xA102_0E00	0x00000001
SAME70N20	0xA102_0C00	0x00000001
SAME70N19	0xA10D_0A00	0x00000001
SAME70J21	0xA102_0E00	0x00000000
SAME70J20	0xA102_0C00	0x00000000
SAME70J19	0xA10D_0A00	0x00000000
SAMS70Q21	0xA112_0E00	0x00000002
SAMS70Q20	0xA112_0C00	0x00000002
SAMS70Q19	0xA11D_0A00	0x00000002
SAMS70N21	0xA112_0E00	0x00000001
SAMS70N20	0xA112_0C00	0x00000001
SAMS70N19	0xA11D_0A00	0x00000001
SAMS70J21	0xA112_0E00	0x00000000
SAMS70J20	0xA112_0C00	0x00000000
SAMS70J19	0xA11D_0A00	0x00000000
SAMV71Q21	0xA122_0E00	0x00000002
SAMV71Q20	0xA122_0C00	0x00000002

**Table 19-1. Chip ID Registers (Continued)**

<b>Chip Name</b>	<b>CHIPID_CIDR</b>	<b>CHIPID_EXID</b>
SAMV71Q19	0xA12D_0A00	0x00000002
SAMV71N21	0xA122_0E00	0x00000001
SAMV71N20	0xA122_0C00	0x00000001
SAMV71N19	0xA12D_0A00	0x00000001
SAMV71J21	0xA122_0E00	0x00000000
SAMV71J20	0xA122_0C00	0x00000000
SAMV71J19	0xA12D_0A00	0x00000000
SAMV70Q20	0xA132_0C00	0x00000002
SAMV70Q19	0xA13D_0A00	0x00000002
SAMV70N20	0xA132_0C00	0x00000001
SAMV70N19	0xA13D_0A00	0x00000001
SAMV70J20	0xA1320_C00	0x00000000
SAMV70J19	0xA13D_0A00	0x00000000

## 19.3 Chip Identifier (CHIPID) User Interface

Table 19-2. Register Mapping

Offset	Register	Name	Access	Reset
0x0	Chip ID Register	CHIPID_CIDR	Read-only	–
0x4	Chip ID Extension Register	CHIPID_EXID	Read-only	–

### 19.3.1 Chip ID Register

**Name:** CHIPID\_CIDR

**Address:** 0x400E0940

**Access:** Read-only

31	30	29	28	27	26	25	24
EXT	NVPTYP			ARCH			
23	22	21	20	19	18	17	16
ARCH				SRAMSIZ			
15	14	13	12	11	10	9	8
NVPSIZ2				NVPSIZ			
7	6	5	4	3	2	1	0
EPROC			VERSION				

- **VERSION: Version of the Device**

Current version of the device.

- **EPROC: Embedded Processor**

Value	Name	Description
0	SAM x7	Cortex-M7
1	ARM946ES	ARM946ES
2	ARM7TDMI	ARM7TDMI
3	CM3	Cortex-M3
4	ARM920T	ARM920T
5	ARM926EJS	ARM926EJS
6	CA5	Cortex-A5
7	CM4	Cortex-M4

- **NVPSIZ: Nonvolatile Program Memory Size**

Value	Name	Description
0	NONE	None
1	8K	8 Kbytes
2	16K	16 Kbytes
3	32K	32 Kbytes
4	–	Reserved
5	64K	64 Kbytes
6	–	Reserved
7	128K	128 Kbytes
8	160K	160 Kbytes
9	256K	256 Kbytes
10	512K	512 Kbytes

Value	Name	Description
11	–	Reserved
12	1024K	1024 Kbytes
13	–	Reserved
14	2048K	2048 Kbytes
15	–	Reserved

• **NVPSIZ2: Second Nonvolatile Program Memory Size**

Value	Name	Description
0	NONE	None
1	8K	8 Kbytes
2	16K	16 Kbytes
3	32K	32 Kbytes
4	–	Reserved
5	64K	64 Kbytes
6	–	Reserved
7	128K	128 Kbytes
8	–	Reserved
9	256K	256 Kbytes
10	512K	512 Kbytes
11	–	Reserved
12	1024K	1024 Kbytes
13	–	Reserved
14	2048K	2048 Kbytes
15	–	Reserved

• **SRAMSIZ: Internal SRAM Size**

Value	Name	Description
0	48K	48 Kbytes
1	192K	192 Kbytes
2	384K	384 Kbytes
3	6K	6 Kbytes
4	24K	24 Kbytes
5	4K	4 Kbytes
6	80K	80 Kbytes
7	160K	160 Kbytes
8	8K	8 Kbytes
9	16K	16 Kbytes
10	32K	32 Kbytes
11	64K	64 Kbytes

Value	Name	Description
12	128K	128 Kbytes
13	256K	256 Kbytes
14	96K	96 Kbytes
15	512K	512 Kbytes

• **ARCH: Architecture Identifier**

Value	Name	Description
0x10	SAM E70	SAM E70
0x11	SAM S70	SAM S70
0x12	SAM V71	SAM V71
0x13	SAM V70	SAM V70

• **NVPTYP: Nonvolatile Program Memory Type**

Value	Name	Description
0	ROM	ROM
1	ROMLESS	ROMless or on-chip Flash
2	FLASH	Embedded Flash Memory
3	ROM_FLASH	ROM and Embedded Flash Memory <ul style="list-style-type: none"> <li>• NVPSIZ is ROM size</li> <li>• NVPSIZ2 is Flash size</li> </ul>
4	SRAM	SRAM emulating ROM

• **EXT: Extension Flag**

0: Chip ID has a single register definition without extension.


1: An extended Chip ID exists.

### 19.3.2 Chip ID Extension Register

**Name:** CHIPID\_EXID

**Address:** 0x400E0944

**Access:** Read-only



- **EXID: Chip ID Extension**

This field is cleared if CHIPID\_CIDR.EXT = 0.

## 20. Enhanced Embedded Flash Controller (EEFC)

### 20.1 Description

The Enhanced Embedded Flash Controller (EEFC) provides the interface of the Flash block with the 32-bit internal bus.

Its 128-bit wide memory interface increases performance. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands. One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

### 20.2 Embedded Characteristics

- Interface of the Flash Block with the 32-bit Internal Bus
- Increases Performance in Thumb-2 Mode with 128-bit-wide Memory Interface up to 150 MHz
- Code Loop Optimization
- 128 Lock Bits, Each Protecting a Lock Region
- 9 General-purpose GPNVM Bits
- One-by-one Lock Bit Programming
- Commands Protected by a Keyword
- Erase the Entire Flash
- Erase by Plane
- Erase by Sector
- Erase by Page
- Supports Erasing before Programming
- Locking and Unlocking Operations
- ECC Single and Multiple Error Flags Report
- Supports Read of the Calibration Bits
- Register Write Protection

### 20.3 Product Dependencies

#### 20.3.1 Power Management

The Enhanced Embedded Flash Controller (EEFC) is continuously clocked. The Power Management Controller has no effect on its behavior.

#### 20.3.2 Interrupt Sources

The EEFC interrupt line is connected to the interrupt controller. Using the EEFC interrupt requires the interrupt controller to be programmed first. The EEFC interrupt is generated only if the value of bit EEFC\_FMR.FRDY is 1.

**Table 20-1. Peripheral IDs**

Instance	ID
EFC	6



## 20.4 Functional Description


### 20.4.1 Embedded Flash Organization

The embedded Flash interfaces directly with the 32-bit internal bus. The embedded Flash is composed of:

- One memory plane organized in several pages of the same size
- Two 128-bit read buffers used for code read optimization
- One 128-bit read buffer used for data read optimization
- One write buffer that manages page programming. The write buffer size is equal to the page size. This buffer is write-only and accessible all along the 1 Mbyte address space, so that each word can be written to its final address.
- Several lock bits used to protect write/erase operation on several pages (lock region). A lock bit is associated with a lock region composed of several pages in the memory plane.
- Several bits that may be set and cleared through the EEFC interface, called general-purpose non-volatile memory bits (GPNVM bits)

The embedded Flash size, the page size, the organization of lock regions and the definition of GPNVM bits are specific to the device. The EEFC returns a descriptor of the Flash controller after a 'Get Flash Descriptor' command has been issued by the application (see [Section 20.4.3.1 "Get Flash Descriptor Command"](#)).

**Figure 20-1. Embedded Flash Organization**



## 20.4.2 Read Operations

An optimized controller manages embedded Flash reads, thus increasing performance when the processor is running in Thumb-2 mode by means of the 128-bit-wide memory interface.

The Flash memory is accessible through 8-, 16- and 32-bit reads.

As the Flash block size is smaller than the address space reserved for the internal memory area, the embedded Flash wraps around the address space and appears to be repeated within it.

The read operations can be performed with or without wait states. Wait states must be programmed in the field FWS in the Flash Mode register (EEFC\_FMR). Defining FWS as 0 enables the single-cycle access of the embedded Flash. Refer to [Table 54-87](#) and [Table 54-111](#) for more details.

### 20.4.2.1 Code Read Optimization

Code read optimization is enabled if the bit EEFC\_FMR.SCOD is cleared.


A system of 2 x 128-bit buffers is added in order to optimize sequential code fetch.

Note: Immediate consecutive code read accesses are not mandatory to benefit from this optimization.

The sequential code read optimization is enabled by default. If the bit EEFC\_FMR.SCOD is set to 1, these buffers are disabled and the sequential code read is no longer optimized.


Another system of 2 x 128-bit buffers is added in order to optimize loop code fetch. Refer to [Section 20.4.2.2 "Code Loop Optimization"](#) for more details.

**Figure 20-2. Code Read Optimization for FWS = 0**



Note: When FWS is equal to 0, all the accesses are performed in a single-cycle access.

**Figure 20-3. Code Read Optimization for FWS = 3**



Note: When FWS is between 1 and 3, in case of sequential reads, the first access takes (FWS + 1) cycles. The following accesses take only one cycle.

#### 20.4.2.2 Code Loop Optimization

Code loop optimization is enabled when the bit EEFC\_FMR.CLOE is set to 1.


When a backward jump is inserted in the code, the pipeline of the sequential optimization is broken and becomes inefficient. In this case, the loop code read optimization takes over from the sequential code read optimization to prevent the insertion of wait states. The loop code read optimization is enabled by default. In EEFC\_FMR, if the bit CLOE is reset to 0 or the bit SCOD is set to 1, these buffers are disabled and the loop code read is not optimized.

When code loop optimization is enabled, if inner loop body instructions  $L_0$  to  $L_n$  are positioned from the 128-bit Flash memory cell  $M_{b0}$  to the memory cell  $M_{p1}$ , after recognition of a first backward branch, the first two Flash memory cells  $M_{b0}$  and  $M_{b1}$  targeted by this branch are cached for fast access from the processor at the next loop iteration.

Then by combining the sequential prefetch (described in [Section 20.4.2.1 "Code Read Optimization"](#)) through the loop body with the fast read access to the loop entry cache, the entire loop can be iterated with no wait state.

[Figure 20-4](#) illustrates code loop optimization.

**Figure 20-4. Code Loop Optimization**




### 20.4.2.3 Data Read Optimization

The organization of the Flash in 128 bits is associated with two 128-bit prefetch buffers and one 128-bit data read buffer, thus providing maximum system performance. This buffer is added in order to store the requested data plus all the data contained in the 128-bit aligned data. This speeds up sequential data reads if, for example, FWS is equal to 1 (see Figure 20-5). The data read optimization is enabled by default. If the bit EEFC\_FMR.SCOD is set to 1, this buffer is disabled and the data read is no longer optimized.

Note: No consecutive data read accesses are mandatory to benefit from this optimization.

**Figure 20-5. Data Read Optimization for FWS = 1**



### 20.4.3 Flash Commands

The EEFC offers a set of commands to manage programming the Flash memory, locking and unlocking lock regions, consecutive programming, locking and full Flash erasing, etc.

The commands are listed in the following table.

**Table 20-2. Set of Commands**

Command	Value	Mnemonic
Get Flash descriptor	0x00	GETD
Write page	0x01	WP
Write page and lock	0x02	WPL
Erase page and write page	0x03	EWP
Erase page and write page then lock	0x04	EWPL
Erase all	0x05	EA
Erase pages	0x07	EPA
Set lock bit	0x08	SLB
Clear lock bit	0x09	CLB
Get lock bit	0x0A	GLB
Set GPNVM bit	0x0B	SGPB
Clear GPNVM bit	0x0C	CGPB
Get GPNVM bit	0x0D	GGPB
Start read unique identifier	0x0E	STUI

**Table 20-2. Set of Commands (Continued)**

Command	Value	Mnemonic
Stop read unique identifier	0x0F	SPUI
Get CALIB bit	0x10	GCALB
Erase sector	0x11	ES
Write user signature	0x12	WUS
Erase user signature	0x13	EUS
Start read user signature	0x14	STUS
Stop read user signature	0x15	SPUS


In order to execute one of these commands, select the required command using the FCMD field in the Flash Command register (EEFC\_FCR). As soon as EEFC\_FCR is written, the FRDY flag and the FVALUE field in the Flash Result register (EEFC\_FRR) are automatically cleared. Once the current command has completed, the FRDY flag is automatically set. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated. (Note that this is true for all commands except for the STUI command. The FRDY flag is not set when the STUI command has completed.)

All the commands are protected by the same keyword, which must be written in the eight highest bits of EEFC\_FCR.

Writing EEFC\_FCR with data that does not contain the correct key and/or with an invalid command has no effect on the whole memory plane, but the FCMDE flag is set in the Flash Status register (EEFC\_FSR). This flag is automatically cleared by a read access to EEFC\_FSR.

When the current command writes or erases a page in a locked region, the command has no effect on the whole memory plane, but the FLOCKE flag is set in EEFC\_FSR. This flag is automatically cleared by a read access to EEFC\_FSR.

**Figure 20-6. Command State Chart**



### 20.4.3.1 Get Flash Descriptor Command

This command provides the system with information on the Flash organization. The system can take full advantage of this information. For instance, a device could be replaced by one with more Flash capacity, and so the software is able to adapt itself to the new configuration.

To get the embedded Flash descriptor, the application writes the GETD command in EEFC\_FCR. The first word of the descriptor can be read by the software application in EEFC\_FRR as soon as the FRDY flag in EEFC\_FSR rises. The next reads of EEFC\_FRR provide the following word of the descriptor. If extra read operations to EEFC\_FRR are done after the last word of the descriptor has been returned, the EEFC\_FRR value is 0 until the next valid command.

**Table 20-3. Flash Descriptor Definition**

Symbol	Word Index	Description
FL_ID	0	Flash interface description
FL_SIZE	1	Flash size in bytes
FL_PAGE_SIZE	2	Page size in bytes
FL_NB_PLANE	3	Number of planes
FL_PLANE[0]	4	Number of bytes in the plane
FL_NB_LOCK	4 + FL_NB_PLANE	Number of lock bits. A bit is associated with a lock region. A lock bit is used to prevent write or erase operations in the lock region.
FL_LOCK[0]	4 + FL_NB_PLANE + 1	Number of bytes in the first lock region

### 20.4.3.2 Write Commands

DMA write accesses must be 32-bit aligned. If a single byte is to be written in a 32-bit word, the rest of the word must be written with ones.

Several commands are used to program the Flash.

Only 0 values can be programmed using Flash technology; 1 is the erased value. In order to program words in a page, the page must first be erased. Commands are available to erase the full memory plane or a given number of pages. With the EWP and EWPL commands, a page erase is done automatically before a page programming.

After programming, the page (the entire lock region) can be locked to prevent miscellaneous write or erase sequences. The lock bit can be automatically set after page programming using WPL or EWPL commands.

Data to be programmed in the Flash must be written in an internal latch buffer before writing the programming command in EEFC\_FCR. Data can be written at their final destination address, as the latch buffer is mapped into the Flash memory address space and wraps around within this Flash address space.

Byte and half-word AHB accesses to the latch buffer are not allowed. Only 32-bit word accesses are supported.

32-bit words must be written continuously, in either ascending or descending order. Writing the latch buffer in a random order is not permitted. This prevents mapping a C-code structure to the latch buffer and accessing the data of the structure in any order. It is instead recommended to fill in a C-code structure in SRAM and copy it in the latch buffer in a continuous order.

Write operations in the latch buffer are performed with the number of wait states programmed for reading the Flash.

The latch buffer is automatically re-initialized, i.e., written with logical 1, after execution of each programming command.

The programming sequence is the following:

1. Write the data to be programmed in the latch buffer.
2. Write the programming command in EEFC\_FCR. This automatically clears the bit EEFC\_FSR.FRDY.
3. When Flash programming is completed, the bit EEFC\_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDY, the interrupt line of the EEFC is activated.

Three errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Lock Error: The page to be programmed belongs to a locked region. A command must be run previously to unlock the corresponding region.
- Flash Error: When programming is completed, the WriteVerify test of the Flash memory has failed.

Only one page can be programmed at a time. It is possible to program all the bits of a page (full page programming) or only some of the bits of the page (partial page programming).

Depending on the number of bits to be programmed within the page, the EEFC adapts the write operations required to program the Flash.

When a 'Write Page' (WP) command is issued, the EEFC starts the programming sequence and all the bits written at 0 in the latch buffer are cleared in the Flash memory array.

During programming, i.e., until EEFC\_FSR.FDRY rises, access to the Flash is not allowed.

### Full Page Programming

To program a full page, all the bits of the page must be erased before writing the latch buffer and issuing the WP command. The latch buffer must be written in ascending order, starting from the first address of the page. See [Figure 20-7 "Full Page Programming"](#).

### Partial Page Programming

To program only part of a page using the WP command, the following constraints must be respected:

- Data to be programmed must be contained in integer multiples of 128-bit address-aligned words.
- 128-bit words can be programmed only if all the corresponding bits in the Flash array are erased (at logical value 1).

See [Figure 20-8 "Partial Page Programming"](#)

### Optimized Partial Page Programming

The EEFC automatically detects the number of 128-bit words to be programmed. If only one 128-bit aligned word is to be programmed in the Flash array, the process is optimized to reduce the time needed for programming.

If several 128-bit words are to be programmed, a standard page programming operation is performed.

See [Figure 20-9 "Optimized Partial Page Programming"](#).

### Programming Bytes


Individual bytes can be programmed using the Partial page programming mode.

In this case, an area of 128 bits must be reserved for each byte.


Refer to [Figure 20-10 "Programming Bytes in the Flash"](#).




**Figure 20-7. Full Page Programming**




Before programming: Un erased page in Flash array



Step 1: Flash array after page erase




Step 2: Writing a page in the latch buffer




Step 3: Page in Flash array after issuing WP command and FRDY=1

**Figure 20-8. Partial Page Programming**




Step 1: Flash array after page erase

Step 2: Flash array after programming  
128-bit at address 0xX00 (write latch buffer + WP)




Step 3: Flash array after programming  
a second 128-bit data at address 0xX10  
(write latch buffer + WP)

**Figure 20-9. Optimized Partial Page Programming**




Case 1: 2 x 32 bits modified, not crossing 128-bit boundary  
 User programs WP, Flash Controller sends Write Word  
 => Only 1 word programmed => programming period reduced

Case 2: 2 x 32 bits modified, not crossing 128-bit boundary  
 User programs WP, Flash Controller sends Write Word  
 => Only 1 word programmed => programming period reduced




Case 3: 4 x 32 bits modified across 128-bit boundary  
 User programs WP, Flash Controller sends WP  
 => Whole page programmed



Case 4: 4 x 32 bits modified, not crossing 128-bit boundary  
 User programs WP, Flash Controller sends Write Word  
 => Only 1 word programmed => programming period reduced

**Figure 20-10. Programming Bytes in the Flash**



Note: The byte location shown here is for example only, it can be any byte location within a 64-bit word

#### 20.4.3.3 Erase Commands

Erase commands are allowed only on unlocked regions. Depending on the Flash memory, several commands can be used to erase the Flash:

- Erase All Memory (EA): All memory is erased. The processor must not fetch code from the Flash memory.
- Erase Pages (EPA): 8 or 16 pages are erased in the Flash sector selected. The first page to be erased is specified in the FARG[15:2] field of the EEFC\_FCR. The first page number must be a multiple of 8, 16 or 32 depending on the number of pages to erase at the same time.
- Erase Sector (ES): A full memory sector is erased. Sector size depends on the Flash memory. EEFC\_FCR.FARG must be set with a page number that is in the sector to be erased.

Note: If one subsector is locked within the first sector, the Erase Sector (ES) command cannot be processed on non-locked subsectors of the first sector. All the lock bits of the first sector must be cleared prior to issuing an ES command on the first sector. After the ES command has been issued, the first sector lock bits must be reverted to the state before clearing them.

If the processor is fetching code from the Flash memory while the EPA or ES command is being executed, the processor accesses are stalled until the EPA command is completed. To avoid stalling the processor, the code can be run out of internal SRAM.

The erase sequence is the following:

1. Erase starts as soon as one of the erase commands and the FARG field are written in EEFC\_FCR.
  - For the EPA command, the two lowest bits of the FARG field define the number of pages to be erased (FARG[1:0]):

**Table 20-4. EEFC\_FCR.FARG Field for EPA Command**

FARG[1:0]	Number of pages to be erased with EPA command
0	4 pages (only valid for small 8 KB sectors)
1	8 pages (only valid for small 8 KB sectors)
2	16 pages
3	32 pages (not valid for small 8 KB sectors)

2. When erasing is completed, the bit EEFC\_FSR.FRDI rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDI, the interrupt line of the interrupt controller is activated.

Three errors can be detected in EEFC\_FSR after an erasing sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Lock Error: At least one page to be erased belongs to a locked region. The erase command has been refused, no page has been erased. A command must be run previously to unlock the corresponding region.
- Flash Error: At the end of the erase period, the EraseVerify test of the Flash memory has failed.

#### 20.4.3.4 Lock Bit Protection

Lock bits are associated with several pages in the embedded Flash memory plane. This defines lock regions in the embedded Flash memory plane. They prevent writing/erasing protected pages.

The lock sequence is the following:

1. Execute the 'Set Lock Bit' command by writing EEFC\_FCR.FCMD with the SLB command and EEFC\_FCR.FARG with a page number to be protected.
2. When the locking completes, the bit EEFC\_FSR.FRDI rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDI, the interrupt line of the interrupt controller is activated.
3. The result of the SLB command can be checked running a 'Get Lock Bit' (GLB) command.

Note: The value of the FARG argument passed together with SLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear lock bits previously set. After the lock bits are cleared, the locked region can be erased or programmed. The unlock sequence is the following:

1. Execute the 'Clear Lock Bit' command by writing EEFC\_FCR.FCMD with the CLB command and EEFC\_FCR.FARG with a page number to be unprotected.
2. When the unlock completes, the bit EEFC\_FSR.FRDI rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDI, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

The status of lock bits can be returned by the EEFC. The 'Get Lock Bit' sequence is the following:

1. Execute the 'Get Lock Bit' command by writing EEFC\_FCR.FCMD with the GLB command. Field EEFC\_FCR.FARG is meaningless.
2. Lock bits can be read by the software application in EEFC\_FRR. The first word read corresponds to the 32 first lock bits, next reads providing the next 32 lock bits as long as it is meaningful. Extra reads to EEFC\_FRR return 0.

For example, if the third bit of the first word read in EEFC\_FRR is set, the third lock region is locked.

Two errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

Note: Access to the Flash in read is permitted when a 'Set Lock Bit', 'Clear Lock Bit' or 'Get Lock Bit' command is executed.

#### 20.4.3.5 GPNVM Bit

GPNVM bits do not interfere with the embedded Flash memory plane. For product-specific details, refer to [Section 9. "Memories"](#).

The 'Set GPNVM Bit' sequence is the following:

1. Execute the 'Set GPNVM Bit' command by writing EEFC\_FCR.FCMD with the SGPB command and EEFC\_FCR.FARG with the number of GPNVM bits to be set.
2. When the GPNVM bit is set, the bit EEFC\_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC\_FMR.FRDY, the interrupt line of the interrupt controller is activated.
3. The result of the SGPB command can be checked by running a 'Get GPNVM Bit' (GGPB) command.

Note: The value of the FARG argument passed together with SGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear GPNVM bits previously set. The 'Clear GPNVM Bit' sequence is the following:

1. Execute the 'Clear GPNVM Bit' command by writing EEFC\_FCR.FCMD with the CGPB command and EEFC\_FCR.FARG with the number of GPNVM bits to be cleared.
2. When the clear completes, the bit EEFC\_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

The status of GPNVM bits can be returned by the EEFC. The sequence is the following:

1. Execute the 'Get GPNVM Bit' command by writing EEFC\_FCR.FCMD with the GGPB command. Field EEFC\_FCR.FARG is meaningless.
2. GPNVM bits can be read by the software application in EEFC\_FRR. The first word read corresponds to the 32 first GPNVM bits, following reads provide the next 32 GPNVM bits as long as it is meaningful. Extra reads to EEFC\_FRR return 0.

For example, if the third bit of the first word read in EEFC\_FRR is set, the third GPNVM bit is active.

One error can be detected in EEFC\_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.

Note: Access to the Flash in read is permitted when a 'Set GPNVM Bit', 'Clear GPNVM Bit' or 'Get GPNVM Bit' command is executed.

#### 20.4.3.6 Calibration Bit

Calibration bits do not interfere with the embedded Flash memory plane.

The calibration bits cannot be modified.

The status of calibration bits are returned by the EEFC. The sequence is the following:

1. Execute the 'Get CALIB Bit' command by writing EEFC\_FCR.FCMD with the GCALB command. Field EEFC\_FCR.FARG is meaningless.
2. Calibration bits can be read by the software application in EEFC\_FRR. The first word read corresponds to the first 32 calibration bits. The following reads provide the next 32 calibration bits as long as it is meaningful. Extra reads to EEFC\_FRR return 0.

The 4/8/12 MHz fast RC oscillator is calibrated in production. This calibration can be read through the GCALB command. The following table shows the bit implementation for each frequency.

**Table 20-5. Calibration Bit Indexes**

RC Calibration Frequency	EEFC_FRR Bits
8 MHz output	[28–22]
12 MHz output	[38–32]

The RC calibration for the 4 MHz is set to '1000000'.

#### 20.4.3.7 Security Bit Protection

When the security is enabled, access to the Flash, either through the JTAG/SWD interface or through the Fast Flash Programming interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

The security bit is GPNVM0.

Disabling the security bit can only be achieved by asserting the ERASE pin at '1', and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

#### 20.4.3.8 Unique Identifier

Each part is programmed with a 128-bit unique identifier that can be used to generate keys, for example. The sequence to read the unique identifier is the following:

1. Execute the 'Start Read Unique Identifier' command by writing EEFC\_FCR.FCMD with the STUI command. Field EEFC\_FCR.FARG is meaningless.
2. When the unique identifier is ready to be read, the bit EEFC\_FSR.FRDY falls.
3. The unique identifier is located at the address 0x80000-0x803FF, in the first 128 bits of the Flash memory mapping. The 'Start Read Unique Identifier' command reuses some addresses of the memory plane but the Unique Identifier is physically different from the memory plane.
4. To stop the Unique identifier mode, the user needs to executed the 'Stop Read Unique Identifier' command by writing EEFC\_FCR.FCMD with the SPUI command. Field EEFC\_FCR.FARG is meaningless.
5. When the SPUI command has been executed, the bit EEFC\_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC\_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot run out of Flash.

### 20.4.3.9 User Signature

Each part contains a user signature of 512 bytes. It can be used for storage. Read, write and erase of this area is allowed.

The sequence to read the user signature is the following:

1. Execute the 'Start Read User Signature' command by writing EEFC\_FCR.FCMD with the STUS command. Field EEFC\_FCR.FARG is meaningless.
2. When the user signature is ready to be read, the bit EEFC\_FSR.FRDY falls.
3. The user signature is located in the first 512 bytes of the Flash memory mapping, thus, at the address 0x80000-0x801FF. The 'Start Read User Signature' command reuses some addresses of the memory plane but the User Signature is physically different from the memory plane
4. To stop the User signature mode, the user needs to send the 'Stop Read User Signature' command by writing EEFC\_FCR.FCMD with the SPUS command. Field EEFC\_FCR.FARG is meaningless.
5. When the SPUI command has been executed, the bit EEFC\_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC\_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot run out of Flash or the second plane in case of dual plane.

One error can be detected in EEFC\_FSR after this sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.

The sequence to write the user signature is the following:

1. Write the full page, at any page address, within the internal memory area address space.
2. Execute the 'Write User Signature' command by writing EEFC\_FCR.FCMD with the WUS command. Field EEFC\_FCR.FARG is meaningless.
3. When programming is completed, the bit EEFC\_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC\_FSR after this sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the WriteVerify test of the Flash memory has failed.

The sequence to erase the user signature is the following:

1. Execute the 'Erase User Signature' command by writing EEFC\_FCR.FCMD with the EUS command. Field EEFC\_FCR.FARG is meaningless.
2. When programming is completed, the bit EEFC\_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC\_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC\_FSR after this sequence:

- Command Error: A bad keyword has been written in EEFC\_FCR.
- Flash Error: At the end of the programming, the EraseVerify test of the Flash memory has failed.

### 20.4.3.10 ECC Errors and Corrections

The Flash embeds an ECC module able to correct one unique error and able to detect two errors. The errors are detected while a read access is performed into memory array and stored in EEFC\_FSR (see [Section 20.5.3 "EEFC Flash Status Register"](#)). The error report is kept until EEFC\_FSR is read.

There is one flag for a unique error on lower half part of the Flash word (64 LSB) and one flag for the upper half part (MSB). The multiple errors are reported in the same way.

Due to the anticipation technique to improve bandwidth throughput on instruction fetch, a reported error can be located in the next sequential Flash word compared to the location of the instruction being executed, which is located in the previously fetched Flash word.



If a software routine processes the error detection independently from the main software routine, the entire Flash located software must be rewritten because there is no storage of the error location.

If only a software routine is running to program and check pages by reading EEFC\_FSR, the situation differs from the previous case. Performing a check for ECC unique errors just after page programming completion involves a read of the newly programmed page. This read sequence is viewed as data accesses and is not optimized by the Flash controller. Thus, in case of unique error, only the current page must be reprogrammed.

#### 20.4.4 Register Write Protection

To prevent any single software error from corrupting EEFC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the (EEFC\_WPMR).

The following register can be write-protected:

- [EEFC Flash Mode Register](#)

## 20.5 Enhanced Embedded Flash Controller (EEFC) User Interface

The User Interface of the Embedded Flash Controller (EEFC) is integrated within the System Controller with base address 0x400E0C00.

**Table 20-6. Register Mapping**

Offset	Register	Name	Access	Reset State
0x00	EEFC Flash Mode Register	EEFC_FMR	Read/Write	0x0400_0000
0x04	EEFC Flash Command Register	EEFC_FCR	Write-only	–
0x08	EEFC Flash Status Register	EEFC_FSR	Read-only	0x0000_0001
0x0C	EEFC Flash Result Register	EEFC_FRR	Read-only	0x0
0x10–0x14	Reserved	–	–	–
0x18–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	EEFC_WPMR	Read/Write	0x0

## 20.5.1 EEFC Flash Mode Register

**Name:** EEFC\_FMR  
**Address:** 0x400E0C00  
**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	CLOE	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	SCOD	
15	14	13	12	11	10	9	8	
–	–	–	–	FWS				–
7	6	5	4	3	2	1	0	
–	–	–	–	–	–	–	FRDY	

This register can only be written if the WPEN bit is cleared in the [“EEFC Write Protection Mode Register”](#) .

- **FRDY: Flash Ready Interrupt Enable**

0: Flash ready does not generate an interrupt.

1: Flash ready (to accept a new command) generates an interrupt.

- **FWS: Flash Wait State**

This field defines the number of wait states for read and write operations:

$$\text{FWS} = \text{Number of cycles for Read/Write operations} - 1$$

- **SCOD: Sequential Code Optimization Disable**

0: The sequential code optimization is enabled.

1: The sequential code optimization is disabled.

No Flash read should be done during change of this field.

- **CLOE: Code Loop Optimization Enable**

0: The opcode loop optimization is disabled.

1: The opcode loop optimization is enabled.

No Flash read should be done during change of this field.

## 20.5.2 EEFC Flash Command Register

**Name:** EEFC\_FCR  
**Address:** 0x400E0C04  
**Access:** Write-only

31	30	29	28	27	26	25	24
FKEY							
23	22	21	20	19	18	17	16
FARG							
15	14	13	12	11	10	9	8
FARG							
7	6	5	4	3	2	1	0
FCMD							

### • FCMD: Flash Command

Value	Name	Description
0x00	GETD	Get Flash descriptor
0x01	WP	Write page
0x02	WPL	Write page and lock
0x03	EWP	Erase page and write page
0x04	EWPL	Erase page and write page then lock
0x05	EA	Erase all
0x07	EPA	Erase pages
0x08	SLB	Set lock bit
0x09	CLB	Clear lock bit
0x0A	GLB	Get lock bit
0x0B	SGPB	Set GPNVM bit
0x0C	CGPB	Clear GPNVM bit
0x0D	GGPB	Get GPNVM bit
0x0E	STUI	Start read unique identifier
0x0F	SPUI	Stop read unique identifier
0x10	GCALB	Get CALIB bit
0x11	ES	Erase sector
0x12	WUS	Write user signature
0x13	EUS	Erase user signature
0x14	STUS	Start read user signature
0x15	SPUS	Stop read user signature

• **FARG: Flash Command Argument**

GETD, GLB, GGPB, STUI, SPUI, GCALB, WUS, EUS, STUS, SPUS, EA	Commands requiring no argument, including Erase all command	FARG is meaningless, must be written with 0
ES	Erase sector command	FARG must be written with any page number within the sector to be erased
EPA	Erase pages command	<p>FARG[1:0] defines the number of pages to be erased The start page must be written in FARG[15:2].</p> <p>FARG[1:0] = 0: Four pages to be erased. FARG[15:2] = Page_Number / 4</p> <p>FARG[1:0] = 1: Eight pages to be erased. FARG[15:3] = Page_Number / 8, FARG[2]=0</p> <p>FARG[1:0] = 2: Sixteen pages to be erased. FARG[15:4] = Page_Number / 16, FARG[3:2]=0</p> <p>FARG[1:0] = 3: Thirty-two pages to be erased. FARG[15:5] = Page_Number / 32, FARG[4:2]=0</p> <p>Refer to <a href="#">Table 20-4 "EEFC_FCR.FARG Field for EPA Command"</a>.</p>
WP, WPL, EWP, EWPL	Programming commands	FARG must be written with the page number to be programmed
SLB, CLB	Lock bit commands	FARG defines the page number to be locked or unlocked
SGPB, CGPB	GPNVM commands	FARG defines the GPNVM number to be programmed

• **FKEY: Flash Writing Protection Key**

Value	Name	Description
0x5A	PASSWD	The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started.

### 20.5.3 EEFC Flash Status Register

**Name:** EEFC\_FSR  
**Address:** 0x400E0C08  
**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	MECCEMSB	UECCEMSB	MECCELSB	UECCELSB
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	FLERR	FLOCKE	FCMDE	FRDY

- **FRDY: Flash Ready Status (cleared when Flash is busy)**

0: The EEFC is busy.

1: The EEFC is ready to start a new command.

When set, this flag triggers an interrupt if the FRDY flag is set in EEFC\_FMR.

This flag is automatically cleared when the EEFC is busy.

- **FCMDE: Flash Command Error Status (cleared on read or by writing EEFC\_FCR)**

0: No invalid commands and no bad keywords were written in EEFC\_FMR.

1: An invalid command and/or a bad keyword was/were written in EEFC\_FMR.

- **FLOCKE: Flash Lock Error Status (cleared on read)**

0: No programming/erase of at least one locked region has happened since the last read of EEFC\_FSR.

1: Programming/erase of at least one locked region has happened since the last read of EEFC\_FSR.

This flag is automatically cleared when EEFC\_FSR is read or EEFC\_FCR is written.

- **FLERR: Flash Error Status (cleared when a programming operation starts)**

0: No Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has passed).

1: A Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has failed).

- **UECCELSB: Unique ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)**

0: No unique error detected on 64 LSB data bus of the Flash memory since the last read of EEFC\_FSR.

1: One unique error detected but corrected on 64 LSB data bus of the Flash memory since the last read of EEFC\_FSR.

- **MECCELSB: Multiple ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)**

0: No multiple error detected on 64 LSB part of the Flash memory data bus since the last read of EEFC\_FSR.

1: Multiple errors detected and NOT corrected on 64 LSB part of the Flash memory data bus since the last read of EEFC\_FSR.

- **UECCMSB: Unique ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)**

0: No unique error detected on 64 MSB data bus of the Flash memory since the last read of EEFC\_FSR.

1: One unique error detected but corrected on 64 MSB data bus of the Flash memory since the last read of EEFC\_FSR.

- **MECCMSB: Multiple ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)**

0: No multiple error detected on 64 MSB part of the Flash memory data bus since the last read of EEFC\_FSR.

1: Multiple errors detected and NOT corrected on 64 MSB part of the Flash memory data bus since the last read of EEFC\_FSR.

## 20.5.4 EEFC Flash Result Register

**Name:** EEFC\_FRR  
**Address:** 0x400E0C0C  
**Access:** Read-only

31	30	29	28	27	26	25	24
FVALUE							
23	22	21	20	19	18	17	16
FVALUE							
15	14	13	12	11	10	9	8
FVALUE							
7	6	5	4	3	2	1	0
FVALUE							

- **FVALUE: Flash Result Value**

The result of a Flash command is returned in this register. If the size of the result is greater than 32 bits, the next resulting value is accessible at the next register read.



## 20.5.5 EEFC Write Protection Mode Register

**Name:** EEFC\_WPMR

**Address:** 0x400E0CE4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x454643 (EFC in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x454643 (EFC in ASCII).

See [Section 20.4.4 "Register Write Protection"](#) for the list of registers that can be protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x454643	PASSWD	Writing any other value in this field aborts the write operation. Always reads as 0.

## 21. Supply Controller (SUPC)

### 21.1 Description


The Supply Controller (SUPC) controls the supply voltages of the system and manages the Backup mode. In this mode, current consumption is reduced to a few microamps for backup power retention. Exit from this mode is possible on multiple wake-up sources. The SUPC also generates the slow clock by selecting either the low-power RC oscillator or the low-power crystal oscillator.

### 21.2 Embedded Characteristics

- Manages the Core Power Supply VDDCORE and Backup Mode by Controlling the Embedded Voltage Regulator
- A Supply Monitor Detection on VDDIO or a Brownout Detection on VDDCORE Triggers a Core Reset
- Generates the Slow Clock SLCK by Selecting Either the 22-42 kHz Low-Power RC Oscillator or the 32 kHz Low-Power Crystal Oscillator
- Backup SRAM
- Low-power Tamper Detection on Two Inputs
- Anti-tampering by Immediate Clear of the General-purpose Backup Registers
- Supports Multiple Wake-up Sources for Exit from Backup Mode
  - 14 Wake-up Inputs with Programmable Debouncing
  - Real-Time Clock Alarm
  - Real-Time Timer Alarm
  - Supply Monitor Detection on VDDIO, with Programmable Scan Period and Voltage Threshold

## 21.3 Block Diagram

Figure 21-1. Supply Controller Block Diagram



## 21.4 Functional Description

### 21.4.1 Overview

The device is divided into two power supply areas:

- VDDIO power supply: includes the Supply Controller, part of the Reset Controller, the slow clock switch, the general-purpose backup registers, the supply monitor and the clock which includes the Real-time Timer and the Real-time Clock.
- Core power supply: includes part of the Reset Controller, the Brownout Detector, the processor, the SRAM memory, the Flash memory and the peripherals.

The Supply Controller (SUPC) controls the supply voltage of the core power supply. The SUPC intervenes when the VDDIO power supply rises (when the system is starting) or when Backup mode is entered.

The SUPC also integrates the slow clock generator, which is based on a 32 kHz crystal oscillator, and an embedded 32 kHz RC oscillator. The slow clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the slow clock source.

The SUPC and the VDDIO power supply have a reset circuitry based on a zero-power power-on reset cell. The zero-power power-on reset allows the SUPC to start correctly as soon as the VDDIO voltage becomes valid.

At start-up of the system, once the backup voltage VDDIO is valid and the embedded 32 kHz RC oscillator is stabilized, the SUPC starts up the core by sequentially enabling the internal voltage regulator. The SUPC waits until the core voltage VDDCORE is valid, then releases the reset signal of the core `vddcore_nreset` signal.

Once the system has started, the user can program a supply monitor and/or a brownout detector. If the supply monitor detects a voltage level on VDDIO that is too low, the SUPC asserts the reset signal of the core `vddcore_nreset` signal until VDDIO is valid. Likewise, if the brownout detector detects a core voltage level VDDCORE that is too low, the SUPC asserts the reset signal `vddcore_nreset` until VDDCORE is valid.

When Backup mode is entered, the SUPC sequentially asserts the reset signal of the core power supply `vddcore_nreset` and disables the voltage regulator, in order to supply only the VDDIO power supply. Current consumption is reduced to a few microamps for the backup part retention. Exit from this mode is possible on multiple wake-up sources including an event on WKUP pins, or a clock alarm. To exit this mode, the SUPC operates in the same way as system start-up.

## 21.4.2 Slow Clock Generator

The SUPC embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as the VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are powered up, but only the embedded RC oscillator is enabled. When the RC oscillator is selected as the slow clock source, the slow clock stabilizes more quickly than when the crystal oscillator is selected.

The user can select the crystal oscillator to be the source of the slow clock, as it provides a more accurate frequency than the RC oscillator. The crystal oscillator is selected by setting the XTALSEL bit in the SUPC Control register (SUPC\_CR). The following sequence must be used to switch from the RC oscillator to the crystal oscillator:

1. The PIO lines multiplexed with XIN32 and XOUT32 are configured to be driven by the oscillator.
2. The crystal oscillator is enabled.
3. A number of slow RC oscillator clock periods is counted to cover the start-up time of the crystal oscillator (refer to [Section 54.4.3 "32.768 kHz Crystal Oscillator Characteristics"](#) for information on 32 kHz crystal oscillator start-up time).
4. The slow clock is switched to the output of the crystal oscillator.
5. The RC oscillator is disabled to save power.

The switching time may vary depending on the slow RC oscillator clock frequency range. The switch of the slow clock source is glitch-free. The OSCSEL bit of the SUPC Status register (SUPC\_SR) indicates when the switch sequence is finished.

Reverting to the RC oscillator as a slow clock source is only possible by shutting down the VDDIO power supply.

If the user does not need the crystal oscillator, the XIN32 and XOUT32 pins should be left unconnected.

The user can also set the crystal oscillator in Bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given in [Section 54. "Electrical Characteristics"](#). To enter Bypass mode, the OSCBYPASS bit in the Mode register (SUPC\_MR) must be set before setting XTALSEL.

## 21.4.3 Core Voltage Regulator Control/Backup Low-power Mode

The SUPC can be used to control the embedded voltage regulator.

The voltage regulator automatically adapts its quiescent current depending on the required load current. More information can be found in the Electrical Characteristics.

The user can switch off the voltage regulator, and thus put the device in Backup mode, by writing a 1 to the VROFF bit in SUPC\_CR.

Backup mode can also be entered by executing the WFE (Wait for Event) Cortex-M processor instruction with the SLEEPDEEP bit set to 1.


This asserts the vddcore\_nreset signal after the write resynchronization time, which lasts two slow clock cycles (worst case). Once the vddcore\_nreset signal is asserted, the processor and the peripherals are stopped one slow clock cycle before the core power supply shuts off.

When the internal voltage regulator is not used and VDDCORE is supplied by an external supply, the voltage regulator can be disabled by writing a 1 to the ONREG bit in SUPC\_MR.

## 21.4.4 Using Backup Batteries/Backup Supply

When backup batteries or, more generally, a separate backup supply is used, only VDDIO voltage is present in Backup mode. No other external supply is applied on the chip. In this case, the VDDIORDY bit in SUPC\_MR must be cleared at least two slow clock periods before VDDIO voltage is removed. When waking up from Backup mode, VDDIORDY must be set.

**Figure 21-2. Separate Backup Supply Powering Scheme**



**Note: Restrictions**


With main supply < 3.0V, USB is not usable.

With main supply < 2.4V, ADC, DAC and Analog comparator are not usable.

With main supply and VDDIN > 3V, all peripherals are usable.

When no separate backup supply for VDDIO is used, since the external voltage applied on VDDIO is kept, all the I/O configurations (i.e., WKUP pin configuration) are maintained in Backup mode. When not using backup batteries, VDDIORDY is set so the user does not need to program it.


**Figure 21-3. No Separate Backup Supply Powering Scheme**



Note: Restrictions  
 With main supply < 2.0 V, USB and ADC/DAC and analog comparator are not usable.  
 With main supply > 2.0V and < 3V, USB is not usable.  
 With main supply > 3V, all peripherals are usable.

Figure 21-4 illustrates an example of the powering scheme when using a backup battery. Since the PIO state is preserved when in Backup mode, any free PIO line can be used to switch off the external regulator by driving the PIO line at low level (PIO is input, pull-up enabled after backup reset). System wake-up can be performed using a wake-up pin (WKUPx). See Section 21.4.9 "Wake-up Sources" for further details.

**Figure 21-4. Battery Backup**



Note: The two diodes provide a "switchover circuit" between the backup battery and the main supply when the system is put in backup mode.

### 21.4.5 Supply Monitor

The SUPC embeds a supply monitor located in the VDDIO power supply and which monitors VDDIO power supply.

The supply monitor can be used to prevent the processor from falling into an unpredictable state if the main power supply drops below a certain level.

The threshold of the supply monitor is programmable in the SMTH field of the Supply Monitor Mode register (SUPC\_SMMR). Refer to Table 54-6 "VDDIO Supply Monitor" in the section Electrical Characteristics.

The supply monitor can also be enabled during one slow clock period on every one of either 32, 256 or 2048 slow clock periods, depending on the user selection. This is configured in the SMSMPL field in SUPC\_SMMR.

Enabling the supply monitor for such reduced times divides the typical supply monitor power consumption by factors of 2, 16 and 128, respectively, if continuous monitoring of the VDDIO power supply is not required.

A supply monitor detection generates either a reset of the core power supply or a wake-up of the core power supply. Generating a core reset when a supply monitor detection occurs is enabled by setting the SMRSTEN bit in SUPC\_SMMR.

Waking up the core power supply when a supply monitor detection occurs can be enabled by setting the SMEN bit in the Wake-up Mode register (SUPC\_WUMR).


The SUPC provides two status bits in the SUPC\_SR for the supply monitor that determine whether the last wake-up was due to the supply monitor:



- The SMOS bit provides real-time information, updated at each measurement cycle or updated at each slow clock cycle, if the measurement is continuous.
- The SMS bit provides saved information and shows a supply monitor detection has occurred since the last read of SUPC\_SR.

The SMS flag generates an interrupt if the SMIEN bit is set in SUPC\_SMMR.

**Figure 21-5. Supply Monitor Status Bit and Associated Interrupt**




## 21.4.6 Backup Power Supply Reset

### 21.4.6.1 Raising the Backup Power Supply

When the backup voltage VDDIO rises, the RC oscillator is powered up and the zero-power power-on reset cell maintains its output low as long as VDDIO has not reached its target voltage. During this period, the SUPC is reset. When the VDDIO voltage becomes valid and the zero-power power-on reset signal is released, a counter is started for five slow clock cycles. This is the time required for the 32 kHz RC oscillator to stabilize.

After this time, the voltage regulator is enabled. The core power supply rises and the brownout detector provides the bodcore\_in signal as soon as the core voltage VDDCORE is valid. This results in releasing the vddcore\_nreset signal to the Reset Controller after the bodcore\_in signal has been confirmed as being valid for at least one slow clock cycle.

**Figure 21-6. Raising the VDDIO Power Supply**



Note: After "proc\_nreset" rising, the core starts fetching instructions from Flash at 4 MHz.

## 21.4.7 Core Reset

The Supply Controller manages the vddcore\_nreset signal to the Reset Controller, as described in [Section 21.4.6 "Backup Power Supply Reset"](#). The vddcore\_nreset signal is normally asserted before shutting down the core power supply and released as soon as the core power supply is correctly regulated.

There are two additional sources which can be programmed to activate vddcore\_nreset:

- a supply monitor detection
- a brownout detection

### 21.4.7.1 Supply Monitor Reset

The supply monitor is capable of generating a reset of the system. This is enabled by setting the SMRSTEN bit in SUPC\_SMMR.

If SMRSTEN is set and if a supply monitor detection occurs, the vddcore\_nreset signal is immediately activated for a minimum of one slow clock cycle.

### 21.4.7.2 Brownout Detector Reset

The brownout detector provides the bodcore\_in signal to the SUPC. This signal indicates that the voltage regulation is operating as programmed. If this signal is lost for longer than 1 slow clock period while the voltage regulator is enabled, the SUPC asserts vddcore\_nreset if BODRSTEN is written to 1 in SUPC\_MR.

If BODRSTEN is set and the voltage regulation is lost (output voltage of the regulator too low), the vddcore\_nreset signal is asserted for a minimum of one slow clock cycle and then released if bodcore\_in has been reactivated. The BODRSTS bit in SUPC\_SR indicates the source of the last reset.

Until bodcore\_in is deactivated, the vddcore\_nreset signal remains active.

### 21.4.8 Controlling the SRAM Power Supply


The SUPC can be used to switch on or off the power supply of the backup SRAM by opening or closing the SRAM power switch. This power switch is controlled by the BKUPRETON bit of SUPC\_MR. However, the battery backup SRAM is automatically switched on when the core power supply is enabled, as the processor requires the SRAM as data memory space.

- If BKUPRETON is written to 1, there is no immediate effect, but the SRAM will be left powered when the SUPC enters Backup mode, thus retaining its content.
- If BKUPRETON is written to 0, there is no immediate effect, but the SRAM will be switched off when the SUPC enters Backup mode. The SRAM is automatically switched on when Backup mode is exited.

### 21.4.9 Wake-up Sources

The wake-up events allow the device to exit Backup mode. When a wake-up event is detected, the SUPC performs a sequence that automatically reenables the core power supply.

Figure 21-7. Wake-up Sources



### 21.4.9.1 Wake-up Inputs


The wake-up inputs, WKUPx, can be programmed to perform a wake-up of the core power supply. Each input can be enabled by writing a 1 to the corresponding bit, WKUPENx, in the Wake-up Inputs register (SUPC\_WUIR). The wake-up level can be selected with the corresponding polarity bit, WKUPTx, also located in SUPC\_WUIR.

The resulting signals are wired-ORed to trigger a debounce counter, which is programmed with the WKUPDBC field in SUPC\_WUMR. The WKUPDBC field selects a debouncing period of 3, 32, 512, 4,096 or 32,768 slow clock cycles. The duration of these periods corresponds, respectively, to about 100  $\mu$ s, about 1 ms, about 16 ms, about 128 ms and about 1 second (for a typical slow clock frequency of 32 kHz). Programming WKUPDBC to 0x0 selects an immediate wake-up, i.e., an enabled WKUP pin must be active according to its polarity during a minimum of one slow clock period to wake up the core power supply.

If an enabled WKUP pin is asserted for a duration longer than the debouncing period, a wake-up of the core power supply is started and the signals, WKUP0 to WKUPx as shown in Figure 21-7 "Wake-up Sources", are latched in SUPC\_SR. This allows the user to identify the source of the wake-up. However, if a new wake-up condition occurs, the primary information is lost. No new wake-up can be detected since the primary wake-up condition has disappeared.

Before instructing the system to enter Backup mode, if the field WKUPDBC > 0, it must be checked that none of the WKUPx pins that are enabled for a wake-up (exit from Backup mode) holds an active polarity. This is checked by reading the pin status in the PIO Controller. If WKUPENx=1 and the pin WKUPx holds an active polarity, the system must not be instructed to enter Backup mode.

**Figure 21-8. Entering and Exiting Backup Mode with a WKUP Pin**



### 21.4.9.2 Low-power Tamper Detection and Anti-Tampering

Low-power debouncer inputs (WKUP0, WKUP1) can be used for tamper detection. If the tamper sensor is biased through a resistor and constantly driven by the power supply, this leads to power consumption as long as the tamper detection switch is in its active state. To prevent power consumption when the switch is in active state, the tamper sensor circuitry must be intermittently powered, and thus a specific waveform must be applied to the sensor circuitry.

The waveform is generated using RTCOUTx in all modes including Backup mode. Refer to Section 25. "Real-time Clock (RTC)" for waveform generation.

Separate debouncers are embedded, one for WKUP0 input, one for WKUP1 input.

The WKUP0 and/or WKUP1 inputs perform a system wake-up upon tamper detection. This is enabled by setting the LPDBCEN0/1 bit in the SUPC\_WUMR.


WKUP0 and/or WKUP1 inputs can also be used when VDDCORE is powered to detect a tamper.

When the bit LPDBCENx is written to 1, WKUPx pins must not be configured to act as a debouncing source for the WKUPDBC counter (WKUPENx must be cleared in SUPC\_WUIR).


Low-power tamper detection or debounce requires RTC output (RTCOUTx) to be configured to generate a duty cycle programmable pulse (i.e., OUT0 = 0x7 in RTC\_MR) in order to create the sampling points of both debouncers. The sampling point is the falling edge of the RTCOUTx waveform.

Figure 21-9 shows an example of an application where two tamper switches are used. RTCOUTx powers the external pull-up used by the tamper sensor circuitry.

**Figure 21-9. Low-power Debouncer (Push-to-Make Switch, Pull-up Resistors)**



**Figure 21-10. Low-power Debouncer (Push-to-Break Switch, Pull-down Resistors)**



The debouncing period duration is configurable. The period is set for all debouncers (i.e., the duration cannot be adjusted for each debouncer). The number of successive identical samples to wake up the system can be configured from 2 up to 8 in the LPDBC field of SUPC\_WUMR. The period of time between two samples can be configured by programming the TPERIOD field in the RTC\_MR. Power parameters can be adjusted by modifying the period of time in the THIGH field in RTC\_MR.

The wake-up polarity of the inputs can be independently configured by writing WKUPT0 and/ or WKUPT1 fields in SUPC\_WUMR.


In order to determine which wake-up/tamper pin triggers the system wake-up, a status flag is associated for each low-power debouncer. These flags are read in SUPC\_SR.

A debounce event (tamper detection) can perform an immediate clear (0 delay) on the first half the general-purpose backup registers (GPBR). The LPDBCCLR bit must be set in SUPC\_WUMR.

Note that it is not mandatory to use the RTCOUTx pin when using the WKUP0/WKUP1 pins as tampering inputs in any mode. Using the RTCOUTx pin provides a “sampling mode” to further reduce the power consumption of the tamper detection circuitry. If RTCOUTx is not used, the RTC must be configured to create an internal sampling point for the debouncer logic. The period of time between two samples can be configured by programming the TPERIOD field in RTC\_MR.

Figure 21-11 illustrates the use of WKUPx without the RTCOUTx pin.

**Figure 21-11. Using WKUP Pins Without RTCOUTx Pins**



#### 21.4.9.3 Clock Alarms

The RTC and the RTT alarms can generate a wake-up of the core power supply. This can be enabled by setting, respectively, the bits RTCEN and RTTEN in SUPC\_WUMR.

The Supply Controller does not provide any status as the information is available in the user interface of either the Real-Time Timer or the Real-Time Clock.

#### 21.4.9.4 Supply Monitor Detection

The supply monitor can generate a wake-up of the core power supply. See [Section 21.4.5 "Supply Monitor"](#).

### 21.4.10 Register Write Protection

To prevent any single software error from corrupting SYSC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "[System Controller Write Protection Mode Register](#)" (SYSC\_WPMR).

The following registers can be write-protected:

- RSTC Mode Register
- RTT Mode Register
- RTT Alarm Register
- RTC Control Register
- RTC Mode Register
- RTC Time Alarm Register
- RTC Calendar Alarm Register
- General Purpose Backup Registers
- [Supply Controller Control Register](#)
- [Supply Controller Supply Monitor Mode Register](#)
- [Supply Controller Mode Register](#)
- [Supply Controller Wake-up Mode Register](#)
- [Supply Controller Wake-up Inputs Register](#)

### 21.4.11 Register Bits in Backup Domain (VDDIO)

The following configuration registers, or certain bits of the registers, are physically located in the product backup domain:

- RSTC Mode Register (all bits)
- RTT Mode Register (all bits)
- RTT Alarm Register (all bits)
- RTC Control Register (all bits)
- RTC Mode Register (all bits)
- RTC Time Alarm Register (all bits)
- RTC Calendar Alarm Register (all bits)
- General Purpose Backup Registers (all bits)
- [Supply Controller Control Register](#) (see register description for details)
- [Supply Controller Supply Monitor Mode Register](#) (all bits)
- [Supply Controller Mode Register](#) (see register description for details)
- [Supply Controller Wake-up Mode Register](#) (all bits)
- [Supply Controller Wake-up Inputs Register](#) (all bits)
- [Supply Controller Status Register](#) (all bits)

## 21.5 Supply Controller (SUPC) User Interface

The user interface of the Supply Controller is part of the System Controller user interface.

### 21.5.1 System Controller (SYSC) User Interface

Table 21-1. System Controller Registers

Offset	System Controller Peripheral	Name
0x00-0x0c	Reset Controller	RSTC
0x10-0x2C	Supply Controller	SUPC
0x30-0x3C	Real Time Timer	RTT
0x50-0x5C	Watchdog Timer	WDT
0x60-0x8C	Real Time Clock	RTC
0x90-0xDC	General Purpose Backup Register	GPBR
0xE0	Reserved	–
0xE4	Write Protection Mode Register	SYSC_WPMR
0xE8-0xF8	Reserved	–

### 21.5.2 Supply Controller (SUPC) User Interface

Table 21-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Supply Controller Control Register	SUPC_CR	Write-only	–
0x04	Supply Controller Supply Monitor Mode Register	SUPC_SMMR	Read/Write	0x0000_0000
0x08	Supply Controller Mode Register	SUPC_MR	Read/Write	0x0000_5A00
0x0C	Supply Controller Wake-up Mode Register	SUPC_WUMR	Read/Write	0x0000_0000
0x10	Supply Controller Wake-up Inputs Register	SUPC_WUIR	Read/Write	0x0000_0000
0x14	Supply Controller Status Register	SUPC_SR	Read-only	0x0000_0000
0x18	Reserved	–	–	–



### 21.5.3 Supply Controller Control Register

**Name:** SUPC\_CR

**Address:** 0x400E1810

**Access:** Write-only

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	XTALSEL	VROFF	–	–

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_MR).

- **VROFF: Voltage Regulator Off**

0 (NO\_EFFECT): No effect.

1 (STOP\_VREG): If KEY is correct, VROFF asserts the vddcore\_nreset and stops the voltage regulator.

Note: This bit is located in the VDDIO domain.

- **XTALSEL: Crystal Oscillator Select**

0 (NO\_EFFECT): No effect.

1 (CRYSTAL\_SEL): If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output.

Note: This bit is located in the VDDIO domain.

- **KEY: Password**

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.

## 21.5.4 Supply Controller Supply Monitor Mode Register

**Name:** SUPC\_SMMR

**Address:** 0x400E1814

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	SMIEN	SMRSTEN	–	SMSMPL		
7	6	5	4	3	2	1	0
–	–	–	–	SMTH			

This register is located in the VDDIO domain.

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_MR).

- **SMTH: Supply Monitor Threshold**

Selects the threshold voltage of the supply monitor. Refer to [Table 54-7 "Threshold Selection"](#) in the Electrical Characteristics for voltage values.

- **SMSMPL: Supply Monitor Sampling Period**

Value	Name	Description
0x0	SMD	Supply Monitor disabled
0x1	CSM	Continuous Supply Monitor
0x2	32SLCK	Supply Monitor enabled one SLCK period every 32 SLCK periods
0x3	256SLCK	Supply Monitor enabled one SLCK period every 256 SLCK periods
0x4	2048SLCK	Supply Monitor enabled one SLCK period every 2,048 SLCK periods

- **SMRSTEN: Supply Monitor Reset Enable**

0 (NOT\_ENABLE): The core reset signal vddcore\_nreset is not affected when a supply monitor detection occurs.

1 (ENABLE): The core reset signal, vddcore\_nreset is asserted when a supply monitor detection occurs.

- **SMIEN: Supply Monitor Interrupt Enable**

0 (NOT\_ENABLE): The SUPC interrupt signal is not affected when a supply monitor detection occurs.

1 (ENABLE): The SUPC interrupt signal is asserted when a supply monitor detection occurs.

## 21.5.5 Supply Controller Mode Register

**Name:** SUPC\_MR

**Address:** 0x400E1818

**Access:** Read/Write

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
–	–	–	OSCBYPASS	–	–	BKUPRETON	–
15	14	13	12	11	10	9	8
–	ONREG	BODDIS	BODRSTEN	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_MR).

- **BODRSTEN: Brownout Detector Reset Enable**

0 (NOT\_ENABLE): The core reset signal vddcore\_nreset is not affected when a brownout detection occurs.

1 (ENABLE): The core reset signal, vddcore\_nreset is asserted when a brownout detection occurs.

Note: This bit is located in the VDDIO domain.

- **BODDIS: Brownout Detector Disable**

0 (ENABLE): The core brownout detector is enabled.

1 (DISABLE): The core brownout detector is disabled.

Note: This bit is located in the VDDIO domain.

- **ONREG: Voltage Regulator Enable**

0 (ONREG\_UNUSED): Internal voltage regulator is not used (external power supply is used).

1 (ONREG\_USED): Internal voltage regulator is used.

Note: This bit is located in the VDDIO domain.

- **BKUPRETON: SRAM On In Backup Mode**

0: SRAM (Backup) switched off in Backup mode.

1: SRAM (Backup) switched on in Backup mode.

Note: This bit is located in the VDDIO domain.

- **OSCBYPASS: Oscillator Bypass**

0 (NO\_EFFECT): No effect. Clock selection depends on the value of XTALSEL (SUPC\_CR).

1 (BYPASS): The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC\_CR) is set. OSCBYPASS must be set prior to setting XTALSEL.

Note: This bit is located in the VDDIO domain.

- **KEY: Password Key**

<b>Value</b>	<b>Name</b>	<b>Description</b>
0xA5	PASSWD	Writing any other value in this field aborts the write operation.

## 21.5.6 Supply Controller Wake-up Mode Register

**Name:** SUPC\_WUMR

**Address:** 0x400E181C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	LPDBC		
15	14	13	12	11	10	9	8
–	WKUPDBC			–	–	–	–
7	6	5	4	3	2	1	0
LPDBCCLR	LPDBCEN1	LPDBCEN0	–	RTCEN	RTTEN	SMEN	–

This register is located in the VDDIO domain.

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_MR).

- **SMEN: Supply Monitor Wake-up Enable**

0 (NOT\_ENABLE): The supply monitor detection has no wake-up effect.

1 (ENABLE): The supply monitor detection forces the wake-up of the core power supply.

- **RTTEN: Real-time Timer Wake-up Enable**

0 (NOT\_ENABLE): The RTT alarm signal has no wake-up effect.

1 (ENABLE): The RTT alarm signal forces the wake-up of the core power supply.

- **RTCEN: Real-time Clock Wake-up Enable**

0 (NOT\_ENABLE): The RTC alarm signal has no wake-up effect.

1 (ENABLE): The RTC alarm signal forces the wake-up of the core power supply.

- **LPDBCEN0: Low-power Debouncer Enable WKUP0**

0 (NOT\_ENABLE): The WKUP0 input pin is not connected to the low-power debouncer.

1 (ENABLE): The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up.

- **LPDBCEN1: Low-power Debouncer Enable WKUP1**

0 (NOT\_ENABLE): The WKUP1 input pin is not connected to the low-power debouncer.

1 (ENABLE): The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up.

- **LPDBCCLR: Low-power Debouncer Clear**

0 (NOT\_ENABLE): A low-power debounce event does not create an immediate clear on the first half of GPBR registers.

1 (ENABLE): A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers.

- **WKUPDBC: Wake-up Inputs Debouncer Period**

Value	Name	Description
0	IMMEDIATE	Immediate, no debouncing, detected active at least on one Slow Clock edge.
1	3_SLCK	WKUPx shall be in its active state for at least 3 SLCK periods
2	32_SLCK	WKUPx shall be in its active state for at least 32 SLCK periods
3	512_SLCK	WKUPx shall be in its active state for at least 512 SLCK periods
4	4096_SLCK	WKUPx shall be in its active state for at least 4,096 SLCK periods
5	32768_SLCK	WKUPx shall be in its active state for at least 32,768 SLCK periods

- **LPDBC: Low-power Debouncer Period**

Value	Name	Description
0	DISABLE	Disable the low-power debouncers.
1	2_RTCOUT	WKUP0/1 in active state for at least 2 RTCOUTx clock periods
2	3_RTCOUT	WKUP0/1 in active state for at least 3 RTCOUTx clock periods
3	4_RTCOUT	WKUP0/1 in active state for at least 4 RTCOUTx clock periods
4	5_RTCOUT	WKUP0/1 in active state for at least 5 RTCOUTx clock periods
5	6_RTCOUT	WKUP0/1 in active state for at least 6 RTCOUTx clock periods
6	7_RTCOUT	WKUP0/1 in active state for at least 7 RTCOUTx clock periods
7	8_RTCOUT	WKUP0/1 in active state for at least 8 RTCOUTx clock periods

## 21.5.7 Supply Controller Wake-up Inputs Register

**Name:** SUPC\_WUIR

**Address:** 0x400E1820

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	WKUPT13	WKUPT12	WKUPT11	WKUPT10	WKUPT9	WKUPT8
23	22	21	20	19	18	17	16
WKUPT7	WKUPT6	WKUPT5	WKUPT4	WKUPT3	WKUPT2	WKUPT1	WKUPT0
15	14	13	12	11	10	9	8
–	–	WKUPEN13	WKUPEN12	WKUPEN11	WKUPEN10	WKUPEN9	WKUPEN8
7	6	5	4	3	2	1	0
WKUPEN7	WKUPEN6	WKUPEN5	WKUPEN4	WKUPEN3	WKUPEN2	WKUPEN1	WKUPEN0

This register is located in the VDDIO domain.

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_MR).

- **WKUPEN0 - WKUPENx: Wake-up Input Enable 0 to x**

0 (DISABLE): The corresponding wake-up input has no wake-up effect.

1 (ENABLE): The corresponding wake-up input is enabled for a wake-up of the core power supply.

- **WKUPT0 - WKUPTx: Wake-up Input Type 0 to x**

0 (LOW): A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.

1 (HIGH): A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.

## 21.5.8 Supply Controller Status Register

**Name:** SUPC\_SR  
**Address:** 0x400E1824  
**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	WKUPIS13	WKUPIS12	WKUPIS11	WKUPIS10	WKUPIS9	WKUPIS8
23	22	21	20	19	18	17	16
WKUPIS7	WKUPIS6	WKUPIS5	WKUPIS4	WKUPIS3	WKUPIS2	WKUPIS1	WKUPIS0
15	14	13	12	11	10	9	8
–	LPDBCS1	LPDBCS0	–	–	–	–	–
7	6	5	4	3	2	1	0
OSCSEL	SMOS	SMS	SMRSTS	BODRSTS	SMWS	WKUPS	–

Note: Because of the asynchronism between the Slow Clock (SLCK) and the System Clock (MCK), the status register flag reset is taken into account only 2 slow clock cycles after the read of the SUPC\_SR.

This register is located in the VDDIO domain.

- **WKUPS: WKUP Wake-up Status (cleared on read)**

0 (NO): No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC\_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC\_SR.

- **SMWS: Supply Monitor Detection Wake-up Status (cleared on read)**

0 (NO): No wake-up due to a supply monitor detection has occurred since the last read of SUPC\_SR.

1 (PRESENT): At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC\_SR.

- **BODRSTS: Brownout Detector Reset Status (cleared on read)**

0 (NO): No core brownout rising edge event has been detected since the last read of the SUPC\_SR.

1 (PRESENT): At least one brownout output rising edge event has been detected since the last read of the SUPC\_SR.

When the voltage remains below the defined threshold, there is no rising edge event at the output of the brownout detection cell. The rising edge event occurs only when there is a voltage transition below the threshold.

- **SMRSTS: Supply Monitor Reset Status (cleared on read)**

0 (NO): No supply monitor detection has generated a core reset since the last read of the SUPC\_SR.

1 (PRESENT): At least one supply monitor detection has generated a core reset since the last read of the SUPC\_SR.

- **SMS: Supply Monitor Status (cleared on read)**

0 (NO): No supply monitor detection since the last read of SUPC\_SR.

1 (PRESENT): At least one supply monitor detection since the last read of SUPC\_SR.

- **SMOS: Supply Monitor Output Status**

0 (HIGH): The supply monitor detected VDDIO higher than its threshold at its last measurement.

1 (LOW): The supply monitor detected VDDIO lower than its threshold at its last measurement.



- **OSCSEL: 32-kHz Oscillator Selection Status**

0 (RC): The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator.

1 (CRYST): The slow clock, SLCK, is generated by the 32 kHz crystal oscillator.

- **LPDBCS0: Low-power Debouncer Wake-up Status on WKUP0 (cleared on read)**

0 (NO): No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC\_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC\_SR.

- **LPDBCS1: Low-power Debouncer Wake-up Status on WKUP1 (cleared on read)**

0 (NO): No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC\_SR.

1 (PRESENT): At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC\_SR.

- **WKUPIx: WKUPx Input Status (cleared on read)**

0 (DIS): The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.

1 (EN): The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC\_SR.

## 21.5.9 System Controller Write Protection Mode Register

**Name:** SYSC\_WPMR

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x525443 (“RTC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x525443 (“RTC” in ASCII).

See [Section 21.4.10 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key.**

Value	Name	Description
0x525443	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

## 22. Watchdog Timer (WDT)

### 22.1 Description


The Watchdog Timer (WDT) is used to prevent system lock-up if the software becomes trapped in a deadlock. It features a 12-bit down counter that allows a watchdog period of up to 16 seconds (slow clock around 32 kHz). It can generate a general reset or a processor reset only. In addition, it can be stopped while the processor is in debug mode or idle mode.

### 22.2 Embedded Characteristics

- 12-bit Key-protected Programmable Counter
- Watchdog Clock is Independent from Processor Clock
- Provides Reset or Interrupt Signals to the System
- Counter May Be Stopped while the Processor is in Debug State or in Idle Mode

### 22.3 Block Diagram

Figure 22-1. Watchdog Timer Block Diagram



## 22.4 Functional Description

The Watchdog Timer is used to prevent system lock-up if the software becomes trapped in a deadlock. It is supplied with VDDCORE. It restarts with initial values on processor reset.

The watchdog is built around a 12-bit down counter, which is loaded with the value defined in the field WDV of the Mode Register (WDT\_MR). The Watchdog Timer uses the slow clock divided by 128 to establish the maximum watchdog period to be 16 seconds (with a typical slow clock of 32.768 kHz).

After a processor reset, the value of WDV is 0xFFFF, corresponding to the maximum value of the counter with the external reset generation enabled (field WDRSTEN at 1 after a backup reset). This means that a default watchdog is running at reset, i.e., at power-up. The user can either disable the WDT by setting bit WDT\_MR.WDDIS or reprogram the WDT to meet the maximum watchdog period the application requires.

If the watchdog is restarted by writing into the Control Register (WDT\_CR), WDT\_MR must not be programmed during a period of time of three slow clock periods following the WDT\_CR write access. In any case, programming a new value in WDT\_MR automatically initiates a restart instruction.

WDT\_MR can be written only once. Only a processor reset resets it. Writing WDT\_MR reloads the timer with the newly programmed mode parameters.

In normal operation, the user reloads the watchdog at regular intervals before the timer underflow occurs, by setting bit WDT\_CR.WDRSTT. The watchdog counter is then immediately reloaded from WDT\_MR and restarted, and the slow clock 128 divider is reset and restarted. WDT\_CR is write-protected. As a result, writing WDT\_CR without the correct hard-coded key has no effect. If an underflow does occur, the “wdt\_fault” signal to the Reset Controller is asserted if bit WDT\_MR.WDRSTEN is set. Moreover, the bit WDUNF is set in the Status Register (WDT\_SR).

To prevent a software deadlock that continuously triggers the watchdog, the reload of the watchdog must occur while the watchdog counter is within a window between 0 and WDD, WDD is defined in WDT\_MR.

Any attempt to restart the watchdog while the watchdog counter is between WDV and WDD results in a watchdog error, even if the watchdog is disabled. The bit WDT\_SR.WDERR is updated and the “wdt\_fault” signal to the Reset Controller is asserted.

Note that this feature can be disabled by programming a WDD value greater than or equal to the WDV value. In such a configuration, restarting the Watchdog Timer is permitted in the whole range [0; WDV] and does not generate an error. This is the default configuration on reset (the WDD and WDV values are equal).


The status bits WDUNF (Watchdog Underflow) and WDERR (Watchdog Error) trigger an interrupt, provided the bit WDT\_MR.WDFIEN is set. The signal “wdt\_fault” to the Reset Controller causes a watchdog reset if the WDRSTEN bit is set as already explained in the Reset Controller documentation. In this case, the processor and the Watchdog Timer are reset, and the WDERR and WDUNF flags are reset.

If a reset is generated or if WDT\_SR is read, the status bits are reset, the interrupt is cleared, and the “wdt\_fault” signal to the reset controller is deasserted.

Writing WDT\_MR reloads and restarts the down counter.

While the processor is in debug state or in idle mode, the counter may be stopped depending on the value programmed for the bits WDIDLEHLT and WDDBGHLT in WDT\_MR.

Figure 22-2. Watchdog Behavior



## 22.5 Watchdog Timer (WDT) User Interface

Table 22-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	WDT_CR	Write-only	–
0x04	Mode Register	WDT_MR	Read/Write Once	0x3FFF_2FFF
0x08	Status Register	WDT_SR	Read-only	0x0000_0000

## 22.5.1 Watchdog Timer Control Register

**Name:** WDT\_CR

**Address:** 0x400E1850

**Access:** Write-only

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WDRSTT

- **WDRSTT: Watchdog Restart**

0: No effect.

1: Restarts the watchdog if KEY is written to 0xA5.

- **KEY: Password**

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.

## 22.5.2 Watchdog Timer Mode Register

**Name:** WDT\_MR

**Address:** 0x400E1854

**Access:** Read/Write Once

31	30	29	28	27	26	25	24
–	–	WDIDLEHLT	WDDBGHLT	WDD			
23	22	21	20	19	18	17	16
WDD							
15	14	13	12	11	10	9	8
WDDIS	–	WDRSTEN	WDFIEN	WDV			
7	6	5	4	3	2	1	0
WDV							

Note: The first write access prevents any further modification of the value of this register. Read accesses remain possible.

Note: The WDD and WDV values must not be modified within three slow clock periods following a restart of the watchdog performed by a write access in WDT\_CR. Any modification will cause the watchdog to trigger an end of period earlier than expected.

- **WDV: Watchdog Counter Value**

Defines the value loaded in the 12-bit watchdog counter.

- **WDFIEN: Watchdog Fault Interrupt Enable**

0: A watchdog fault (underflow or error) has no effect on interrupt.

1: A watchdog fault (underflow or error) asserts interrupt.

- **WDRSTEN: Watchdog Reset Enable**

0: A watchdog fault (underflow or error) has no effect on the resets.

1: A watchdog fault (underflow or error) triggers a watchdog reset.

- **WDDIS: Watchdog Disable**

0: Enables the Watchdog Timer.

1: Disables the Watchdog Timer.

- **WDD: Watchdog Delta Value**

Defines the permitted range for reloading the Watchdog Timer.

If the Watchdog Timer value is less than or equal to WDD, setting bit WDT\_CR.WDRSTT restarts the timer.

If the Watchdog Timer value is greater than WDD, setting bit WDT\_CR.WDRSTT causes a watchdog error.

- **WDDBGHLT: Watchdog Debug Halt**

0: The watchdog runs when the processor is in debug state.

1: The watchdog stops when the processor is in debug state.



- **WDIDLEHLT: Watchdog Idle Halt**

0: The watchdog runs when the system is in idle mode.

1: The watchdog stops when the system is in idle state.

### 22.5.3 Watchdog Timer Status Register

**Name:** WDT\_SR

**Address:** 0x400E1858

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	WDERR	WDUNF

- **WDUNF: Watchdog Underflow (cleared on read)**

0: No watchdog underflow occurred since the last read of WDT\_SR.

1: At least one watchdog underflow occurred since the last read of WDT\_SR.

- **WDERR: Watchdog Error (cleared on read)**

0: No watchdog error occurred since the last read of WDT\_SR.

1: At least one watchdog error occurred since the last read of WDT\_SR.

## 23. Reinforced Safety Watchdog Timer (RSWDT)

### 23.1 Description

The Reinforced Safety Watchdog Timer (RSWDT) works in parallel with the Watchdog Timer (WDT) to reinforce safe watchdog operations.


The RSWDT can be used to reinforce the safety level provided by the WDT in order to prevent system lock-up if the software becomes trapped in a deadlock. The RSWDT works in a fully operable mode, independent of the WDT. Its clock source is automatically selected from either the slow RC oscillator clock or main RC oscillator divided clock to get an equivalent slow RC oscillator clock. If the WDT clock source (for example, the 32 kHz crystal oscillator) fails, the system lock-up is no longer monitored by the WDT because the RSWDT will perform the monitoring. Thus, there is no lack of safety irrespective of the external operating conditions. The RSWDT shares the same features as the WDT (i.e., a 12-bit down counter that allows a watchdog period of up to 16 seconds with slow clock at 32.768 kHz). It can generate a general reset or a processor reset only. In addition, it can be stopped while the processor is in debug mode or idle mode.

### 23.2 Embedded Characteristics

- Automatically selected reliable RSWDT clock source (independent of WDT clock source)
- 12-bit key-protected programmable counter
- Provides reset or interrupt signals to the system
- Counter may be stopped while processor is in debug state or in idle mode

## 23.3 Block Diagram

Figure 23-1. Reinforced Safety Watchdog Timer Block Diagram



## 23.4 Functional Description

The RSWDT is supplied by VDDCORE. The RSWDT is initialized with default values on processor reset or on power-on sequence and is disabled (its default mode) under such conditions.

The RSWDT must not be enabled if the WDT is disabled.

The main RC oscillator divided clock is selected if the main RC oscillator is already enabled by the application (CKGR\_MOR.MOSCRGEN = 1) or if the WDT is driven by the slow RC oscillator.

The RSWDT is built around a 12-bit down counter, which is loaded with a slow clock value other than that of the slow clock in the WDT, defined in the WDV (Watchdog Counter Value) field of the Mode Register (RSWDT\_MR). The RSWDT uses the slow clock divided by 128 to establish the maximum watchdog period to be 16 seconds (with a typical slow clock of 32.768 kHz).

After a processor reset, the value of WDV is 0xFFFF, corresponding to the maximum value of the counter with the external reset generation enabled (RSWDT\_MR.WDRSTEN = 1 after a backup reset). This means that a default watchdog is running at reset, i.e., at power-up.

If the watchdog is restarted by writing into the Control Register (RSWDT\_CR), the RSWDT\_MR must not be programmed during a period of time of three slow clock periods following the RSWDT\_CR write access. Programming a new value in the RSWDT\_MR automatically initiates a restart instruction.

The RSWDT\_MR can be written only once. Only a processor reset resets it. Writing the RSWDT\_MR reloads the timer with the newly programmed mode parameters.

In normal operation, the user reloads the watchdog at regular intervals before the timer underflow occurs, by setting bit RSWDT\_CR.WDRSTT. The watchdog counter is then immediately reloaded from the RSWDT\_MR and restarted, and the slow clock 128 divider is reset and restarted. The RSWDT\_CR is write-protected. As a result, writing RSWDT\_CR without the correct hard-coded key has no effect. If an underflow does occur, the “wdt\_fault” signal to the reset controller is asserted if the bit RSWDT\_MR.WDRSTEN is set. Moreover, the bit WDUNF (Watchdog Underflow) is set in the Status Register (RSWDT\_SR).

The status bits WDUNF and WDERR trigger an interrupt, provided the WDFIEN bit is set in the RSWDT\_MR. The signal “wdt\_fault” to the reset controller causes a Watchdog reset if the WDRSTEN bit is set as explained in [Section 24. “Reset Controller \(RSTC\)”](#). In that case, the processor and the RSWDT are reset, and the WDUNF and WDERR flags are reset.


If a reset is generated, or if RSWDT\_SR is read, the status bits are reset, the interrupt is cleared, and the “wdt\_fault” signal to the reset controller is deasserted.

Writing the RSWDT\_MR reloads and restarts the down counter.

The RSWDT is disabled after any power-on sequence.

While the processor is in debug state or in idle mode, the counter may be stopped depending on the value programmed for the WDIDLEHLT and WDDBGHLT bits in the RSWDT\_MR.

Figure 23-2. Watchdog Behavior



## 23.5 Reinforced Safety Watchdog Timer (RSWDT) User Interface

Table 23-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RSWDT_CR	Write-only	–
0x04	Mode Register	RSWDT_MR	Read-write Once	0x3FFF_AFFF
0x08	Status Register	RSWDT_SR	Read-only	0x0000_0000

### 23.5.1 Reinforced Safety Watchdog Timer Control Register

**Name:** RSWDT\_CR

**Address:** 0x400E1900

**Access:** Write-only

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WDRSTT

- **WDRSTT: Watchdog Restart**

0: No effect.

1: Restarts the watchdog.

- **KEY: Password**

Value	Name	Description
0xC4	PASSWD	Writing any other value in this field aborts the write operation.



## 23.5.2 Reinforced Safety Watchdog Timer Mode Register

**Name:** RSWDT\_MR

**Address:** 0x400E1904

**Access:** Read-write Once

31	30	29	28	27	26	25	24
–	–	WDIDLEHLT	WDDBGHLT	ALLONES			
23	22	21	20	19	18	17	16
ALLONES							
15	14	13	12	11	10	9	8
WDDIS	WDRPROC	WDRSTEN	WDFIEN	WDV			
7	6	5	4	3	2	1	0
WDV							

Note: The first write access prevents any further modification of the value of this register; read accesses remain possible.

Note: The WDV value must not be modified within three slow clock periods following a restart of the watchdog performed by means of a write access in the RSWDT\_CR, else the watchdog may trigger an end of period earlier than expected.

- **WDV: Watchdog Counter Value**

Defines the value loaded in the 12-bit watchdog counter.

- **WDFIEN: Watchdog Fault Interrupt Enable**

0: A Watchdog fault (underflow or error) has no effect on interrupt.

1: A Watchdog fault (underflow or error) asserts interrupt.

- **WDRSTEN: Watchdog Reset Enable**

0: A Watchdog fault (underflow or error) has no effect on the resets.

1: A Watchdog fault (underflow or error) triggers a watchdog reset.

- **WDRPROC: Watchdog Reset Processor**

0: If WDRSTEN is 1, a watchdog fault (underflow or error) activates all resets.

1: If WDRSTEN is 1, a watchdog fault (underflow or error) activates the processor reset.

- **ALLONES: Must Always Be Written with 0xFF**

- **WDDBGHLT: Watchdog Debug Halt**

0: The RSWDT runs when the processor is in debug state.

1: The RSWDT stops when the processor is in debug state.

- **WDIDLEHLT: Watchdog Idle Halt**

0: The RSWDT runs when the system is in idle mode.

1: The RSWDT stops when the system is in idle state.

- **WDDIS: Watchdog Disable**

0: Enables the RSWDT.

1: Disables the RSWDT.

### 23.5.3 Reinforced Safety Watchdog Timer Status Register

**Name:** RSWDT\_SR

**Address:** 0x400E1908

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WDUNF

- **WDUNF: Watchdog Underflow**

0: No watchdog underflow occurred since the last read of RSWDT\_SR.

1: At least one watchdog underflow occurred since the last read of RSWDT\_SR.

## 24. Reset Controller (RSTC)

### 24.1 Description

The Reset Controller (RSTC), based on power-on reset cells, handles all the resets of the system without any external components. It reports which reset occurred last.


The Reset Controller also drives independently or simultaneously the external reset and the peripheral and processor resets.

### 24.2 Embedded Characteristics

- Management of All System Resets, Including
  - External Devices through the NRST Pin
  - Processor Reset
- Based on Embedded Power-on Cell
- Reset Source Status
  - Status of the Last Reset
  - Either Software Reset, User Reset, Watchdog Reset
- External Reset Signal Shaping

### 24.3 Block Diagram

Figure 24-1. Reset Controller Block Diagram



## 24.4 Functional Description

### 24.4.1 Reset Controller Overview

The Reset Controller is made up of an NRST manager and a reset state manager. It runs at slow clock and generates the following reset signals:

- `proc_nreset`: processor reset line (also resets the Watchdog Timer)
- `periph_nreset`: affects the whole set of embedded peripherals
- `nrst_out`: drives the NRST pin

These reset signals are asserted by the Reset Controller, either on events generated by peripherals, events on NRST pin, or on software action. The reset state manager controls the generation of reset signals and provides a signal to the NRST manager when an assertion of the NRST pin is required.


The NRST manager shapes the NRST assertion during a programmable time, thus controlling external device resets.

The Reset Controller Mode Register (`RSTC_MR`), used to configure the Reset Controller, is powered with `VDDIO`, so that its configuration is saved as long as `VDDIO` is on.

### 24.4.2 NRST Manager

The NRST manager samples the NRST input pin and drives this pin low when required by the reset state manager. Figure 24-2 shows the block diagram of the NRST manager.

Figure 24-2. NRST Manager



#### 24.4.2.1 NRST Signal or Interrupt

The NRST manager samples the NRST pin at slow clock speed. When the line is detected low, a User Reset is reported to the reset state manager.

However, the NRST manager can be programmed to not trigger a reset when an assertion of NRST occurs. Writing a 0 to the `URSTEN` bit in the `RSTC_MR` disables the User Reset trigger.

The level of the pin NRST can be read at any time in the bit `NRSTL` (NRST level) in the Reset Controller Status Register (`RSTC_SR`). As soon as the NRST pin is asserted, bit `URSTS` in the `RSTC_SR` is set. This bit is cleared only when the `RSTC_SR` is read.

The Reset Controller can also be programmed to generate an interrupt instead of generating a reset. To do so, set the `URSTIEN` bit in the `RSTC_MR`.

### 24.4.2.2 NRST External Reset Control

The reset state manager asserts the signal `exter_nreset` to assert the NRST pin. When this occurs, the “`nrst_out`” signal is driven low by the NRST manager for a time programmed by field `ERSTL` in the `RSTC_MR`. This assertion duration, named External Reset Length, lasts  $2^{(ERSTL+1)}$  slow clock cycles. This gives the approximate duration of an assertion between 60  $\mu$ s and 2 seconds. Note that `ERSTL` at 0 defines a two-cycle duration for the NRST pulse.

This feature allows the Reset Controller to shape the NRST pin level, and thus to guarantee that the NRST line is driven low for a time compliant with potential external devices connected on the system reset.

`RSTC_MR` is backed up, making it possible to use the `ERSTL` field to shape the system power-up reset for devices requiring a longer startup time than that of the slow clock oscillator.

### 24.4.3 Reset States

The reset state manager handles the different reset sources and generates the internal reset signals. It reports the reset status in field `RSTTYP` of the Status Register (`RSTC_SR`). The update of `RSTC_SR.RSTTYP` is performed when the processor reset is released.


#### 24.4.3.1 General Reset

A general reset occurs when a VDDIO power-on-reset is detected, an Asynchronous Master Reset (NRSTB pin) is requested, a brownout or a voltage regulation loss is detected by the Supply Controller. The `vddcore_nreset` signal is asserted by the Supply Controller when a general reset occurs.

All the reset signals are released and field `RSTC_SR.RSTTYP` reports a general reset. As the `RSTC_MR` is reset, the NRST line rises two cycles after the `vddcore_nreset`, as `ERSTL` defaults at value 0x0.

Figure 24-3 shows how the general reset affects the reset signals.

Figure 24-3. General Reset State



### 24.4.3.2 Backup Reset

A backup reset occurs when the chip exits from Backup mode. While exiting Backup mode, the `vddcore_nreset` signal is asserted by the Supply Controller.

Field `RSTC_SR.RSTTYP` is updated to report a backup reset.

### 24.4.3.3 Watchdog Reset

The watchdog reset is entered when a watchdog fault occurs. This reset lasts three slow clock cycles.


When in watchdog reset, assertion of the reset signals depends on the `WDRPROC` bit in the `WDT_MR`:

- If `WDRPROC = 0`, the processor reset and the peripheral reset are asserted. The `NRST` line is also asserted, depending on how field `RSTC_MR.ERSTL` is programmed. However, the resulting low level on `NRST` does not result in a user reset state.
- If `WDRPROC = 1`, only the processor reset is asserted.

The Watchdog Timer is reset by the `proc_nreset` signal. As the watchdog fault always causes a processor reset if `WDRSTEN` in the `WDT_MR` is set, the Watchdog Timer is always reset after a watchdog reset, and the Watchdog is enabled by default and with a period set to a maximum.

When bit `WDT_MR.WDRSTEN` is reset, the watchdog fault has no impact on the Reset Controller.

Figure 24-4. Watchdog Reset



### 24.4.3.4 Software Reset

The Reset Controller offers commands to assert the different reset signals. These commands are performed by writing the Control Register (`RSTC_CR`) with the following bits at 1:

- `RSTC_CR.PROCRST`: Writing a 1 to `PROCRST` resets the processor and all the embedded peripherals, including the memory system and, in particular, the Remap Command.
- `RSTC_CR.EXTRST`: Writing a 1 to `EXTRST` asserts low the `NRST` pin during a time defined by the field `RSTC_MR.ERSTL`.

The software reset is entered if at least one of these bits is set by the software. All these commands can be performed independently or simultaneously. The software reset lasts three slow clock cycles.


The internal reset signals are asserted as soon as the register write is performed. This is detected on the Master Clock (MCK). They are released when the software reset has ended, i.e., synchronously to SLCK.

If EXTRST is set, the nrst\_out signal is asserted depending on the configuration of field RSTC\_MR.ERSTL. However, the resulting falling edge on NRST does not lead to a user reset.

If and only if the PROCRST bit is set, the Reset Controller reports the software status in field RSTC\_SR.RSTTYP. Other software resets are not reported in RSTTYP.

As soon as a software operation is detected, the bit SRCMP (Software Reset Command in Progress) is set in the RSTC\_SR. SRCMP is cleared at the end of the software reset. No other software reset can be performed while the SRCMP bit is set, and writing any value in the RSTC\_CR has no effect.

**Figure 24-5. Software Reset**



#### 24.4.3.5 User Reset

The user reset is entered when a low level is detected on the NRST pin and bit URSTEN in the RSTC\_MR is at 1. The NRST input signal is resynchronized with SLCK to insure proper behavior of the system.

The user reset is entered as soon as a low level is detected on NRST. The processor reset and the peripheral reset are asserted.


The user reset ends when NRST rises, after a two-cycle resynchronization time and a three-cycle processor startup. The processor clock is re-enabled as soon as NRST is confirmed high.

When the processor reset signal is released, field RSTC\_SR.RSTTYP is loaded with the value 0x4, indicating a user reset.

The NRST manager guarantees that the NRST line is asserted for External Reset Length slow clock cycles, as programmed in field RSTC\_MR.ERSTL. However, if NRST does not rise after External Reset Length because it is driven low externally, the internal reset lines remain asserted until NRST actually rises.



**Figure 24-6. User Reset State**



#### 24.4.4 Reset State Priorities

The reset state manager manages the priorities among the different reset sources. The resets are listed in order of priority as follows:

1. General reset
2. Backup reset
3. Watchdog reset
4. Software reset
5. User reset

Particular cases are listed below:

- When in user reset:
  - A watchdog event is impossible because the Watchdog Timer is being reset by the `proc_nreset` signal.
  - A software reset is impossible, since the processor reset is being activated.
- When in software reset:
  - A watchdog event has priority over the current state.
  - The NRST has no effect.
- When in watchdog reset:
  - The processor reset is active and so a software reset cannot be programmed.
  - A user reset cannot be entered.

## 24.5 Reset Controller (RSTC) User Interface

Table 24-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RSTC_CR	Write-only	–
0x04	Status Register	RSTC_SR	Read-only	0x0000_0000 <sup>(1)</sup>
0x08	Mode Register	RSTC_MR	Read/Write	0x0000_0000

Note: 1. This value assumes that a general reset has been performed, subject to change if other types of reset are generated.

## 24.5.1 Reset Controller Control Register

**Name:** RSTC\_CR

**Address:** 0x400E1800

**Access:** Write-only

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	EXTRST	-	-	PROCRST

- **PROCRST: Processor Reset**

0: No effect

1: If KEY is correct, resets the processor

- **EXTRST: External Reset**

0: No effect

1: If KEY is correct, asserts the NRST pin

- **KEY: System Reset Key**

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.

## 24.5.2 Reset Controller Status Register

**Name:** RSTC\_SR

**Address:** 0x400E1804

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	SRCMP	NRSTL
15	14	13	12	11	10	9	8
–	–	–	–	–	RSTTYP		
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	URSTS

### • URSTS: User Reset Status

A high-to-low transition of the NRST pin sets the URSTS bit. This transition is also detected on the MCK rising edge. If the user reset is disabled (URSTEN = 0 in RSTC\_MR) and if the interruption is enabled by the URSTIEN bit in the RSTC\_MR, the URSTS bit triggers an interrupt. Reading the RSTC\_SR resets the URSTS bit and clears the interrupt.

0: No high-to-low edge on NRST happened since the last read of RSTC\_SR.

1: At least one high-to-low transition of NRST has been detected since the last read of RSTC\_SR.

### • RSTTYP: Reset Type

This field reports the cause of the last processor reset. Reading this RSTC\_SR does not reset this field.

Value	Name	Description
0	GENERAL_RST	First power-up reset
1	BACKUP_RST	Return from Backup Mode
2	WDT_RST	Watchdog fault occurred
3	SOFT_RST	Processor reset required by the software
4	USER_RST	NRST pin detected low
5	–	Reserved
6	–	Reserved
7	–	Reserved

### • NRSTL: NRST Pin Level

This bit registers the NRST pin level sampled on each Master Clock (MCK) rising edge.

### • SRCMP: Software Reset Command in Progress

When set, this bit indicates that a software reset command is in progress and that no further software reset should be performed until the end of the current one. This bit is automatically cleared at the end of the current software reset.

0: No software command is being performed by the Reset Controller. The Reset Controller is ready for a software command.

1: A software reset command is being performed by the Reset Controller. The Reset Controller is busy.

### 24.5.3 Reset Controller Mode Register

**Name:** RSTC\_MR

**Address:** 0x400E1808

**Access:** Read/Write

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	ERSTL			
7	6	5	4	3	2	1	0
-	-	-	URSTIEN	-	-	-	URSTEN

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_WPMR).

- **URSTEN: User Reset Enable**

0: The detection of a low level on the NRST pin does not generate a user reset.

1: The detection of a low level on the NRST pin triggers a user reset.

- **URSTIEN: User Reset Interrupt Enable**

0: USRTS bit in RSTC\_SR at 1 has no effect on rstm\_irq.

1: USRTS bit in RSTC\_SR at 1 asserts rstm\_irq if URSTEN = 0.

- **ERSTL: External Reset Length**

This field defines the external reset length. The external reset is asserted during a time of  $2^{(ERSTL+1)}$  slow clock cycles. This allows assertion duration to be programmed between 60  $\mu$ s and 2 seconds. Note that synchronization cycles must also be considered when calculating the actual reset length as previously described.

- **KEY: Write Access Password**

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation. Always reads as 0.

## 25. Real-time Clock (RTC)

### 25.1 Description

The Real-time Clock (RTC) peripheral is designed for very low power consumption. For optimal functionality, the RTC requires an accurate external 32.768 kHz clock, which can be provided by a crystal oscillator.

It combines a complete time-of-day clock with alarm and a two-hundred-year Gregorian or Persian calendar, complemented by a programmable periodic interrupt. The alarm and calendar registers are accessed by a 32-bit data bus.

The time and calendar values are coded in binary-coded decimal (BCD) format. The time format can be 24-hour mode or 12-hour mode with an AM/PM indicator.

Updating time and calendar fields and configuring the alarm fields are performed by a parallel capture on the 32-bit data bus. An entry control is performed to avoid loading registers with incompatible BCD format data or with an incompatible date according to the current month/year/century.

A clock divider calibration circuitry can be used to compensate for crystal oscillator frequency inaccuracy.


An RTC output can be programmed to generate several waveforms, including a prescaled clock derived from 32.768 kHz.

### 25.2 Embedded Characteristics

- Ultra Low Power Consumption
- Full Asynchronous Design
- Gregorian Calendar up to 2099 or Persian Calendar
- Programmable Periodic Interrupt
- Safety/security features:
  - Valid Time and Date Programming Check
  - On-The-Fly Time and Date Validity Check
- Crystal Oscillator Clock Calibration
- Waveform Generation
- Register Write Protection

## 25.3 Block Diagram

Figure 25-1. RTC Block Diagram



## 25.4 Product Dependencies

### 25.4.1 Power Management

The Real-time Clock is continuously clocked at 32.768 kHz. The Power Management Controller has no effect on RTC behavior.

### 25.4.2 Interrupt

Within the System Controller, the RTC interrupt is OR-wired with all the other module interrupts.

Only one System Controller interrupt line is connected on one of the internal sources of the interrupt controller.

RTC interrupt requires the interrupt controller to be programmed first.

When a System Controller interrupt occurs, the service routine must first determine the cause of the interrupt. This is done by reading each status register of the System Controller peripherals successively.

Table 25-1. Peripheral IDs

Instance	ID
RTC	2

## 25.5 Functional Description

The RTC provides a full binary-coded decimal (BCD) clock that includes century (19/20), year (with leap years), month, date, day, hours, minutes and seconds reported in [RTC Time Register](#) (RTC\_TIMR) and [RTC Calendar Register](#) (RTC\_CALR).

The valid year range is 1900 to 2099 in Gregorian mode, a two-hundred-year calendar (or 1300 to 1499 in Persian mode).

The RTC can operate in 24-hour mode or in 12-hour mode with an AM/PM indicator.

Corrections for leap years are included (all years divisible by 4 being leap years except 1900). This is correct up to the year 2099.

The RTC can generate configurable waveforms on RTCOUT0/1 outputs.

### 25.5.1 Reference Clock

The reference clock is the Slow Clock (SLCK). It can be driven internally or by an external 32.768 kHz crystal.

During low power modes of the processor, the oscillator runs and power consumption is critical. The crystal selection has to take into account the current consumption for power saving and the frequency drift due to temperature effect on the circuit for time accuracy.

### 25.5.2 Timing

The RTC is updated in real time at one-second intervals in normal mode for the counters of seconds, at one-minute intervals for the counter of minutes and so on.

Due to the asynchronous operation of the RTC with respect to the rest of the chip, to be certain that the value read in the RTC registers (century, year, month, date, day, hours, minutes, seconds) are valid and stable, it is necessary to read these registers twice. If the data is the same both times, then it is valid. Therefore, a minimum of two and a maximum of three accesses are required.

### 25.5.3 Alarm

The RTC has five programmable fields: month, date, hours, minutes and seconds.

Each of these fields can be enabled or disabled to match the alarm condition:

- If all the fields are enabled, an alarm flag is generated (the corresponding flag is asserted and an interrupt generated if enabled) at a given month, date, hour/minute/second.
- If only the “seconds” field is enabled, then an alarm is generated every minute.

Depending on the combination of fields enabled, a large number of possibilities are available to the user ranging from minutes to 365/366 days.

Hour, minute and second matching alarm (SECEN, MINEN, HOUREN) can be enabled independently of SEC, MIN, HOUR fields.

Note: To change one of the SEC, MIN, HOUR, DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC\_TIMALR or RTC\_CALALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN, DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR, DATE, MONTH). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREn, DATEEN, MTHEN fields.

### 25.5.4 Error Checking when Programming

Verification on user interface data is performed when accessing the century, year, month, date, day, hours, minutes, seconds and alarms. A check is performed on illegal BCD entries such as illegal date of the month with regard to the year and century configured.



If one of the time fields is not correct, the data is not loaded into the register/counter and a flag is set in the validity register. The user can not reset this flag. It is reset as soon as an acceptable value is programmed. This avoids any further side effects in the hardware. The same procedure is followed for the alarm.

The following checks are performed:

1. Century (check if it is in range 19–20 or 13–14 in Persian mode)
2. Year (BCD entry check)
3. Date (check range 01–31)
4. Month (check if it is in BCD range 01–12, check validity regarding “date”)
5. Day (check range 1–7)
6. Hour (BCD checks: in 24-hour mode, check range 00–23 and check that AM/PM flag is not set if RTC is set in 24-hour mode; in 12-hour mode check range 01–12)
7. Minute (check BCD and range 00–59)
8. Second (check BCD and range 00–59)

Note: If the 12-hour mode is selected by means of the RTC\_MR, a 12-hour value can be programmed and the returned value on RTC\_TIMR will be the corresponding 24-hour value. The entry control checks the value of the AM/PM indicator (bit 22 of RTC\_TIMR) to determine the range to be checked.

### 25.5.5 RTC Internal Free Running Counter Error Checking

To improve the reliability and security of the RTC, a permanent check is performed on the internal free running counters to report non-BCD or invalid date/time values.

An error is reported by TDERR bit in the status register (RTC\_SR) if an incorrect value has been detected. The flag can be cleared by setting the TDERRCLR bit in the Status Clear Command Register (RTC\_SCCR).

Anyway the TDERR error flag will be set again if the source of the error has not been cleared before clearing the TDERR flag. The clearing of the source of such error can be done either by reprogramming a correct value on RTC\_CALR and/or RTC\_TIMR.

The RTC internal free running counters may automatically clear the source of TDERR due to their roll-over (i.e., every 10 seconds for SECONDS[3:0] field in RTC\_TIMR). In this case the TDERR is held high until a clear command is asserted by TDERRCLR bit in RTC\_SCCR.

### 25.5.6 Updating Time/Calendar


To update any of the time/calendar fields, the user must first stop the RTC by setting the corresponding field in the Control Register (RTC\_CR). Bit UPDTIM must be set to update time fields (hour, minute, second) and bit UPDCAL must be set to update calendar fields (century, year, month, date, day).

The ACKUPD bit is automatically set within a second after setting the UPDTIM and/or UPDCAL bit (meaning one second is the maximum duration of the polling or wait for interrupt period). Once ACKUPD is set, it is mandatory to clear this flag by writing the corresponding bit in the RTC\_SCCR, after which the user can write to the Time Register, the Calendar Register, or both.

Once the update is finished, the user must clear UPDTIM and/or UPDCAL in the RTC\_CR.

When entering programming mode of the calendar fields, the time fields remain enabled. When entering the programming mode of the time fields, both time and calendar fields are stopped. This is due to the location of the calendar logic circuitry (downstream for low-power considerations). It is highly recommended to prepare all the fields to be updated before entering programming mode. In successive update operations, the user must wait at least one second after resetting the UPDTIM/UPDCAL bit in the RTC\_CR before setting these bits again. This is done by waiting for the SEC flag in the RTC\_SR before setting UPDTIM/UPDCAL bit. After clearing UPDTIM/UPDCAL, the SEC flag must also be cleared.

Figure 25-2. Update Sequence



## 25.5.7 RTC Accurate Clock Calibration

The crystal oscillator that drives the RTC may not be as accurate as expected mainly due to temperature variation. The RTC is equipped with circuitry able to correct slow clock crystal drift.

To compensate for possible temperature variations over time, this accurate clock calibration circuitry can be programmed on-the-fly and also programmed during application manufacturing, in order to correct the crystal frequency accuracy at room temperature (20–25°C). The typical clock drift range at room temperature is  $\pm 20$  ppm.

In the device operating temperature range, the 32.768 kHz crystal oscillator clock inaccuracy can be up to -200 ppm.

The RTC clock calibration circuitry allows positive or negative correction in a range of 1.5 ppm to 1950 ppm. After correction, the remaining crystal drift is as follows:

- Below 1 ppm, for an initial crystal drift between 1.5 ppm up to 90 ppm
- Below 2 ppm, for an initial crystal drift between 90 ppm up to 130 ppm
- Below 5 ppm, for an initial crystal drift between 130 ppm up to 200 ppm

The calibration circuitry acts by slightly modifying the 1 Hz clock period from time to time. When the period is modified, depending on the sign of the correction, the 1 Hz clock period increases or reduces by around 4 ms. According to the CORRECTION, NEGPPM and HIGHPPM values configured in the RTC Mode Register (RTC\_MR), the period interval between two correction events differs.

The inaccuracy of a crystal oscillator at typical room temperature ( $\pm 20$  ppm at 20–25 °C) can be compensated if a reference clock/signal is used to measure such inaccuracy. This kind of calibration operation can be set up during the final product manufacturing by means of measurement equipment embedding such a reference clock. The correction of value must be programmed into the (RTC\_MR), and this value is kept as long as the circuitry is powered (backup area). Removing the backup power supply cancels this calibration. This room temperature calibration can be further processed by means of the networking capability of the target application.

To ease the comparison of the inherent crystal accuracy with the reference clock/signal during manufacturing, an internal prescaled 32.768 kHz clock derivative signal can be assigned to drive RTC output. To accommodate the measure, several clock frequencies can be selected among 1 Hz, 32 Hz, 64 Hz, 512 Hz.

The clock calibration correction drives the internal RTC counters but can also be observed in the RTC output when one of the following three frequencies 1 Hz, 32 Hz or 64 Hz is configured. The correction is not visible in the RTC output if 512 Hz frequency is configured.

In any event, this adjustment does not take into account the temperature variation.

The frequency drift (up to -200 ppm) due to temperature variation can be compensated using a reference time if the application can access such a reference. If a reference time cannot be used, a temperature sensor can be placed close to the crystal oscillator in order to get the operating temperature of the crystal oscillator. Once obtained, the temperature may be converted using a lookup table (describing the accuracy/temperature curve of the crystal oscillator used) and RTC\_MR configured accordingly. The calibration can be performed on-the-fly. This adjustment method is not based on a measurement of the crystal frequency/drift and therefore can be improved by means of the networking capability of the target application.

If no crystal frequency adjustment has been done during manufacturing, it is still possible to do it. In the case where a reference time of the day can be obtained through LAN/WAN network, it is possible to calculate the drift of the application crystal oscillator by comparing the values read on RTC Time Register (RTC\_TIMR) and programming the HIGHPPM and CORRECTION fields on RTC\_MR according to the difference measured between the reference time and those of RTC\_TIMR.

## 25.5.8 Waveform Generation

Waveforms can be generated by the RTC in order to take advantage of the RTC inherent prescalers while the RTC is the only powered circuitry (low power mode of operation, backup mode) or in any active modes. Going into backup or low power operating modes does not affect the waveform generation outputs.

The RTC outputs (RTCOUT0 and RTCOUT1) have a source driver selected among seven possibilities.

The first selection choice sticks the associated output at 0 (This is the reset value and it can be used at any time to disable the waveform generation).

Selection choices 1 to 4 respectively select 1 Hz, 32 Hz, 64 Hz and 512 Hz.

32 Hz or 64 Hz can drive, for example, a TN LCD backplane signal while 1 Hz can be used to drive a blinking character like “.” for basic time display (hour, minute) on TN LCDs.


Selection choice 5 provides a toggling signal when the RTC alarm is reached.

Selection choice 6 provides a copy of the alarm flag, so the associated output is set high (logical 1) when an alarm occurs and immediately cleared when software clears the alarm interrupt source.

Selection choice 7 provides a 1 Hz periodic high pulse of 15  $\mu$ s duration that can be used to drive external devices for power consumption reduction or any other purpose.

PIO lines associated to RTC outputs are automatically selecting these waveforms as soon as RTC\_MR corresponding fields OUT0 and OUT1 differ from 0.

**Figure 25-3. Waveform Generation**



## 25.6 Real-time Clock (RTC) User Interface

**Table 25-2. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	RTC_CR	Read/Write	0x0
0x04	Mode Register	RTC_MR	Read/Write	0x0
0x08	Time Register	RTC_TIMR	Read/Write	0x0
0x0C	Calendar Register	RTC_CALR	Read/Write	0x01210720
0x10	Time Alarm Register	RTC_TIMALR	Read/Write	0x0
0x14	Calendar Alarm Register	RTC_CALALR	Read/Write	0x01010000
0x18	Status Register	RTC_SR	Read-only	0x0
0x1C	Status Clear Command Register	RTC_SCCR	Write-only	–
0x20	Interrupt Enable Register	RTC_IER	Write-only	–
0x24	Interrupt Disable Register	RTC_IDR	Write-only	–
0x28	Interrupt Mask Register	RTC_IMR	Read-only	0x0
0x2C	Valid Entry Register	RTC_VER	Read-only	0x0
0x30–0xC8	Reserved	–	–	–
0xD0	Reserved	–	–	–
0xD4–0xF8	Reserved	–	–	–
0xFC	Reserved	–	–	–

Note: If an offset is not listed in the table it must be considered as reserved.

## 25.6.1 RTC Control Register

**Name:** RTC\_CR

**Address:** 0x400E1860

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	CALEVSEL	
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TIMEVSEL	
7	6	5	4	3	2	1	0
–	–	–	–	–	–	UPDCAL	UPDTIM

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_WPMR).

- **UPDTIM: Update Request Time Register**

0: No effect.

1: Stops the RTC time counting.

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC\_SR.

- **UPDCAL: Update Request Calendar Register**

0: No effect.

1: Stops the RTC calendar counting.

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC\_SR.

- **TIMEVSEL: Time Event Selection**

The event that generates the flag TIMEV in RTC\_SR depends on the value of TIMEVSEL.

Value	Name	Description
0	MINUTE	Minute change
1	HOUR	Hour change
2	MIDNIGHT	Every day at midnight
3	NOON	Every day at noon

- **CALEVSEL: Calendar Event Selection**

The event that generates the flag CALEV in RTC\_SR depends on the value of CALEVSEL.

Value	Name	Description
0	WEEK	Week change (every Monday at time 00:00:00)
1	MONTH	Month change (every 01 of each month at time 00:00:00)
2	YEAR	Year change (every January 1 at time 00:00:00)

## 25.6.2 RTC Mode Register

**Name:** RTC\_MR

**Address:** 0x400E1864

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	TPERIOD		–	THIGH		
23	22	21	20	19	18	17	16
–	OUT1			–	OUT0		
15	14	13	12	11	10	9	8
HIGHPPM	CORRECTION						
7	6	5	4	3	2	1	0
–	–	–	NEGPPM	–	–	PERSIAN	HRMOD

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_WPMR).

- **HRMOD: 12-/24-hour Mode**

0: 24-hour mode is selected.

1: 12-hour mode is selected.

- **PERSIAN: PERSIAN Calendar**

0: Gregorian calendar.

1: Persian calendar.

- **NEGPPM: NEGative PPM Correction**

0: Positive correction (the divider will be slightly higher than 32768).

1: Negative correction (the divider will be slightly lower than 32768).

Refer to CORRECTION and HIGHPPM field descriptions.

Note: NEGPPM must be cleared to correct a crystal slower than 32.768 kHz.

- **CORRECTION: Slow Clock Correction**

0: No correction

1–127: The slow clock will be corrected according to the formula given in HIGHPPM description.

- **HIGHPPM: HIGH PPM Correction**

0: Lower range ppm correction with accurate correction.

1: Higher range ppm correction with accurate correction.

If the absolute value of the correction to be applied is lower than 30 ppm, it is recommended to clear HIGHPPM. HIGHPPM set to 1 is recommended for 30 ppm correction and above.

Formula:

If HIGHPPM = 0, then the clock frequency correction range is from 1.5 ppm up to 98 ppm. The RTC accuracy is less than 1 ppm for a range correction from 1.5 ppm up to 30 ppm.

The correction field must be programmed according to the required correction in ppm; the formula is as follows:

$$CORRECTION = \frac{3906}{20 \times ppm} - 1$$

The value obtained must be rounded to the nearest integer prior to being programmed into CORRECTION field.

If HIGHPPM = 1, then the clock frequency correction range is from 30.5 ppm up to 1950 ppm. The RTC accuracy is less than 1 ppm for a range correction from 30.5 ppm up to 90 ppm.

The correction field must be programmed according to the required correction in ppm; the formula is as follows:

$$CORRECTION = \frac{3906}{ppm} - 1$$

The value obtained must be rounded to the nearest integer prior to be programmed into CORRECTION field.

If NEGPPM is set to 1, the ppm correction is negative (used to correct crystals that are faster than the nominal 32.768 kHz).

• **OUT0: RTCOUT0 OutputSource Selection**

Value	Name	Description
0	NO_WAVE	No waveform, stuck at '0'
1	FREQ1HZ	1 Hz square wave
2	FREQ32HZ	32 Hz square wave
3	FREQ64HZ	64 Hz square wave
4	FREQ512HZ	512 Hz square wave
5	ALARM_TOGGLE	Output toggles when alarm flag rises
6	ALARM_FLAG	Output is a copy of the alarm flag
7	PROG_PULSE	Duty cycle programmable pulse

• **OUT1: RTCOUT1 Output Source Selection**

Value	Name	Description
0	NO_WAVE	No waveform, stuck at '0'
1	FREQ1HZ	1 Hz square wave
2	FREQ32HZ	32 Hz square wave
3	FREQ64HZ	64 Hz square wave
4	FREQ512HZ	512 Hz square wave
5	ALARM_TOGGLE	Output toggles when alarm flag rises
6	ALARM_FLAG	Output is a copy of the alarm flag
7	PROG_PULSE	Duty cycle programmable pulse



- **THIGH: High Duration of the Output Pulse**

Value	Name	Description
0	H_31MS	31.2 ms
1	H_16MS	15.6 ms
2	H_4MS	3.91 ms
3	H_976US	976 $\mu$ s
4	H_488US	488 $\mu$ s
5	H_122US	122 $\mu$ s
6	H_30US	30.5 $\mu$ s
7	H_15US	15.2 $\mu$ s

- **TPERIOD: Period of the Output Pulse**

Value	Name	Description
0	P_1S	1 second
1	P_500MS	500 ms
2	P_250MS	250 ms
3	P_125MS	125 ms

### 25.6.3 RTC Time Register

**Name:** RTC\_TIMR

**Address:** 0x400E1868

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	AMPM	HOUR					
15	14	13	12	11	10	9	8
–	MIN						
7	6	5	4	3	2	1	0
–	SEC						

- **SEC: Current Second**

The range that can be set is 0–59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

- **MIN: Current Minute**

The range that can be set is 0–59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

- **HOUR: Current Hour**

The range that can be set is 1–12 (BCD) in 12-hour mode or 0–23 (BCD) in 24-hour mode.

- **AMPM: Ante Meridiem Post Meridiem Indicator**

This bit is the AM/PM indicator in 12-hour mode.

0: AM.

1: PM.

All non-significant bits read zero.

## 25.6.4 RTC Calendar Register

**Name:** RTC\_CALR  
**Address:** 0x400E186C  
**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	DATE					
23	22	21	20	19	18	17	16
DAY				MONTH			
15	14	13	12	11	10	9	8
YEAR							
7	6	5	4	3	2	1	0
–	CENT						

- **CENT: Current Century**

The range that can be set is 19–20 (gregorian) or 13–14 (persian) (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

- **YEAR: Current Year**

The range that can be set is 00–99 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

- **MONTH: Current Month**

The range that can be set is 01–12 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

- **DAY: Current Day in Current Week**

The range that can be set is 1–7 (BCD).

The coding of the number (which number represents which day) is user-defined as it has no effect on the date counter.

- **DATE: Current Day in Current Month**

The range that can be set is 01–31 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

All non-significant bits read zero.

## 25.6.5 RTC Time Alarm Register

**Name:** RTC\_TIMALR

**Address:** 0x400E1870

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
HOUREN	AMPM	HOUR					
15	14	13	12	11	10	9	8
MINEN	MIN						
7	6	5	4	3	2	1	0
SECEN	SEC						

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_WPMR).

Note: To change one of the SEC, MIN, HOUR fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC\_TIMALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN fields.

- **SEC: Second Alarm**

This field is the alarm field corresponding to the BCD-coded second counter.

- **SECEN: Second Alarm Enable**

0: The second-matching alarm is disabled.

1: The second-matching alarm is enabled.

- **MIN: Minute Alarm**

This field is the alarm field corresponding to the BCD-coded minute counter.

- **MINEN: Minute Alarm Enable**

0: The minute-matching alarm is disabled.

1: The minute-matching alarm is enabled.

- **HOUR: Hour Alarm**

This field is the alarm field corresponding to the BCD-coded hour counter.

- **AMPM: AM/PM Indicator**

This field is the alarm field corresponding to the BCD-coded hour counter.

- **HOUREN: Hour Alarm Enable**

0: The hour-matching alarm is disabled.

1: The hour-matching alarm is enabled.

## 25.6.6 RTC Calendar Alarm Register

**Name:** RTC\_CALALR

**Address:** 0x400E1874

**Access:** Read/Write

31	30	29	28	27	26	25	24
DATEEN	–	DATE					
23	22	21	20	19	18	17	16
MTHEN	–	–	MONTH				
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC\_WPMR).

Note: To change one of the DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC\_CALALR. The first access clears the enable corresponding to the field to change (DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (DATE, MONTH). The third access is required to re-enable the field by writing 1 in DATEEN, MTHEN fields.

- **MONTH: Month Alarm**

This field is the alarm field corresponding to the BCD-coded month counter.

- **MTHEN: Month Alarm Enable**

0: The month-matching alarm is disabled.

1: The month-matching alarm is enabled.

- **DATE: Date Alarm**

This field is the alarm field corresponding to the BCD-coded date counter.

- **DATEEN: Date Alarm Enable**

0: The date-matching alarm is disabled.

1: The date-matching alarm is enabled.

## 25.6.7 RTC Status Register

**Name:** RTC\_SR

**Address:** 0x400E1878

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TDERR	CALEV	TIMEV	SEC	ALARM	ACKUPD

### • ACKUPD: Acknowledge for Update

Value	Name	Description
0	FREERUN	Time and calendar registers cannot be updated.
1	UPDATE	Time and calendar registers can be updated.

### • ALARM: Alarm Flag

Value	Name	Description
0	NO_ALARMEVENT	No alarm matching condition occurred.
1	ALARMEVENT	An alarm matching condition has occurred.

### • SEC: Second Event

Value	Name	Description
0	NO_SECEVENT	No second event has occurred since the last clear.
1	SECEVENT	At least one second event has occurred since the last clear.

### • TIMEV: Time Event

Value	Name	Description
0	NO_TIMEEVENT	No time event has occurred since the last clear.
1	TIMEEVENT	At least one time event has occurred since the last clear.

Note: The time event is selected in the TIMEVSEL field in the Control Register (RTC\_CR) and can be any one of the following events: minute change, hour change, noon, midnight (day change).

### • CALEV: Calendar Event

Value	Name	Description
0	NO_CALEVENT	No calendar event has occurred since the last clear.
1	CALEVENT	At least one calendar event has occurred since the last clear.

Note: The calendar event is selected in the CALEVSEL field in the Control Register (RTC\_CR) and can be any one of the following events: week change, month change and year change.

- **TDERR: Time and/or Date Free Running Error**

Value	Name	Description
0	CORRECT	The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR).
1	ERR_TIMEDATE	The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid.

### 25.6.8 RTC Status Clear Command Register

**Name:** RTC\_SCCR

**Address:** 0x400E187C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TDERRCLR	CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

- **ACKCLR: Acknowledge Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

- **ALRCLR: Alarm Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

- **SECCLR: Second Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

- **TIMCLR: Time Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

- **CALCLR: Calendar Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

- **TDERRCLR: Time and/or Date Free Running Error Clear**

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

## 25.6.9 RTC Interrupt Enable Register

**Name:** RTC\_IER

**Address:** 0x400E1880

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TDERREN	CALEN	TIMEN	SECEN	ALREN	ACKEN

- **ACKEN: Acknowledge Update Interrupt Enable**

0: No effect.

1: The acknowledge for update interrupt is enabled.

- **ALREN: Alarm Interrupt Enable**

0: No effect.

1: The alarm interrupt is enabled.

- **SECEN: Second Event Interrupt Enable**

0: No effect.

1: The second periodic interrupt is enabled.

- **TIMEN: Time Event Interrupt Enable**

0: No effect.

1: The selected time event interrupt is enabled.

- **CALEN: Calendar Event Interrupt Enable**

0: No effect.

1: The selected calendar event interrupt is enabled.

- **TDERREN: Time and/or Date Error Interrupt Enable**

0: No effect.

1: The time and date error interrupt is enabled.



## 25.6.10 RTC Interrupt Disable Register

**Name:** RTC\_IDR

**Address:** 0x400E1884

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TDERRDIS	CALDIS	TIMDIS	SECDIS	ALRDIS	ACKDIS

- **ACKDIS: Acknowledge Update Interrupt Disable**

0: No effect.

1: The acknowledge for update interrupt is disabled.

- **ALRDIS: Alarm Interrupt Disable**

0: No effect.

1: The alarm interrupt is disabled.

- **SECDIS: Second Event Interrupt Disable**

0: No effect.

1: The second periodic interrupt is disabled.

- **TIMDIS: Time Event Interrupt Disable**

0: No effect.

1: The selected time event interrupt is disabled.

- **CALDIS: Calendar Event Interrupt Disable**

0: No effect.

1: The selected calendar event interrupt is disabled.

- **TDERRDIS: Time and/or Date Error Interrupt Disable**

0: No effect.

1: The time and date error interrupt is disabled.

## 25.6.11 RTC Interrupt Mask Register

**Name:** RTC\_IMR  
**Address:** 0x400E1888  
**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TDERR	CAL	TIM	SEC	ALR	ACK

- **ACK: Acknowledge Update Interrupt Mask**

0: The acknowledge for update interrupt is disabled.

1: The acknowledge for update interrupt is enabled.

- **ALR: Alarm Interrupt Mask**

0: The alarm interrupt is disabled.

1: The alarm interrupt is enabled.

- **SEC: Second Event Interrupt Mask**

0: The second periodic interrupt is disabled.

1: The second periodic interrupt is enabled.

- **TIM: Time Event Interrupt Mask**

0: The selected time event interrupt is disabled.

1: The selected time event interrupt is enabled.

- **CAL: Calendar Event Interrupt Mask**

0: The selected calendar event interrupt is disabled.

1: The selected calendar event interrupt is enabled.

- **TDERR: Time and/or Date Error Mask**

0: The time and/or date error event is disabled.

1: The time and/or date error event is enabled.

## 25.6.12 RTC Valid Entry Register

**Name:** RTC\_VER

**Address:** 0x400E188C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	NVCALALR	NVTIMALR	NVCAL	NVTIM

- **NVTIM: Non-valid Time**

0: No invalid data has been detected in RTC\_TIMR (Time Register).

1: RTC\_TIMR has contained invalid data since it was last programmed.

- **NVCAL: Non-valid Calendar**

0: No invalid data has been detected in RTC\_CALR (Calendar Register).

1: RTC\_CALR has contained invalid data since it was last programmed.

- **NVTIMALR: Non-valid Time Alarm**

0: No invalid data has been detected in RTC\_TIMALR (Time Alarm Register).

1: RTC\_TIMALR has contained invalid data since it was last programmed.

- **NVCALALR: Non-valid Calendar Alarm**

0: No invalid data has been detected in RTC\_CALALR (Calendar Alarm Register).

1: RTC\_CALALR has contained invalid data since it was last programmed.

## 26. Real-time Timer (RTT)

### 26.1 Description

The Real-time Timer (RTT) is built around a 32-bit counter used to count roll-over events of the programmable 16-bit prescaler driven from the 32-kHz slow clock source. It generates a periodic interrupt and/or triggers an alarm on a programmed value.

The RTT can also be configured to be driven by the 1Hz RTC signal, thus taking advantage of a calibrated 1Hz clock.


The slow clock source can be fully disabled to reduce power consumption when only an elapsed seconds count is required.

### 26.2 Embedded Characteristics

- 32-bit Free-running Counter on prescaled slow clock or RTC calibrated 1Hz clock
- 16-bit Configurable Prescaler
- Interrupt on Alarm or Counter Increment

### 26.3 Block Diagram

Figure 26-1. Real-time Timer



## 26.4 Functional Description

The programmable 16-bit prescaler value can be configured through the RTPRES field in the “Real-time Timer Mode Register” (RTT\_MR).

Configuring the RTPRES field value to 0x8000 (default value) corresponds to feeding the real-time counter with a 1Hz signal (if the slow clock is 32.768 kHz). The 32-bit counter can count up to  $2^{32}$  seconds, corresponding to more than 136 years, then roll over to 0. Bit RTTINC in the “Real-time Timer Status Register” (RTT\_SR) is set each time there is a prescaler roll-over (see [Figure 26-2](#))

The real-time 32-bit counter can also be supplied by the 1Hz RTC clock. This mode is interesting when the RTC 1Hz is calibrated (CORRECTION field  $\neq$  0 in RTC\_MR) in order to guaranty the synchronism between RTC and RTT counters.

Setting the RTC1HZ bit in the RTT\_MR drives the 32-bit RTT counter from the 1Hz RTC clock. In this mode, the RTPRES field has no effect on the 32-bit counter.

The prescaler roll-over generates an increment of the real-time timer counter if RTC1HZ = 0. Otherwise, if RTC1HZ = 1, the real-time timer counter is incremented every second. The RTTINC bit is set independently from the 32-bit counter increment.

The real-time timer can also be used as a free-running timer with a lower time-base. The best accuracy is achieved by writing RTPRES to 3 in RTT\_MR.

Programming RTPRES to 1 or 2 is forbidden.

If the RTT is configured to trigger an interrupt, the interrupt occurs two slow clock cycles after reading the RTT\_SR. To prevent several executions of the interrupt handler, the interrupt must be disabled in the interrupt handler and re-enabled when the RTT\_SR is cleared.

The CRTV field can be read at any time in the “Real-time Timer Value Register” (RTT\_VR). As this value can be updated asynchronously with the Master Clock, the CRTV field must be read twice at the same value to read a correct value.

The current value of the counter is compared with the value written in the “Real-time Timer Alarm Register” (RTT\_AR). If the counter value matches the alarm, the ALMS bit in the RTT\_SR is set. The RTT\_AR is set to its maximum value (0xFFFF\_FFFF) after a reset.

The ALMS flag is always a source of the RTT alarm signal that may be used to exit the system from low power modes (see [Figure 26-1](#)).

The alarm interrupt must be disabled (ALMIEN must be cleared in RTT\_MR) when writing a new ALMV value in the RTT\_AR.

The RTTINC bit can be used to start a periodic interrupt, the period being one second when the RTPRES field value = 0x8000 and the slow clock = 32.768 kHz.


The RTTINCIEN bit must be cleared prior to writing a new RTPRES value in the RTT\_MR.

Reading the RTT\_SR automatically clears the RTTINC and ALMS bits.

Writing the RTTRST bit in the RTT\_MR immediately reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

When not used, the Real-time Timer can be disabled in order to suppress dynamic power consumption in this module. This can be achieved by setting the RTTDIS bit in the RTT\_MR.

Figure 26-2. RTT Counting



## 26.5 Real-time Timer (RTT) User Interface

Table 26-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Mode Register	RTT_MR	Read/Write	0x0000_8000
0x04	Alarm Register	RTT_AR	Read/Write	0xFFFF_FFFF
0x08	Value Register	RTT_VR	Read-only	0x0000_0000
0x0C	Status Register	RTT_SR	Read-only	0x0000_0000

## 26.5.1 Real-time Timer Mode Register

**Name:** RTT\_MR

**Address:** 0x400E1830

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	RTC1HZ
23	22	21	20	19	18	17	16
–	–	–	RTTDIS	–	RTTRST	RTTINCIEN	ALMIEN
15	14	13	12	11	10	9	8
RTPRES							
7	6	5	4	3	2	1	0
RTPRES							

- **RTPRES: Real-time Timer Prescaler Value**

Defines the number of SLCK periods required to increment the Real-time timer. RTPRES is defined as follows:

RTPRES = 0: The prescaler period is equal to  $2^{16} * \text{SLCK}$  periods.

RTPRES = 1 or 2: forbidden.

RTPRES  $\neq$  0,1 or 2: The prescaler period is equal to RTPRES \* SLCK periods.

Note: The RTTINCIEN bit must be cleared prior to writing a new RTPRES value.

- **ALMIEN: Alarm Interrupt Enable**

0: The bit ALMS in RTT\_SR has no effect on interrupt.

1: The bit ALMS in RTT\_SR asserts interrupt.

- **RTTINCIEN: Real-time Timer Increment Interrupt Enable**

0: The bit RTTINC in RTT\_SR has no effect on interrupt.

1: The bit RTTINC in RTT\_SR asserts interrupt.

- **RTTRST: Real-time Timer Restart**

0: No effect.

1: Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

- **RTTDIS: Real-time Timer Disable**

0: The real-time timer is enabled.

1: The real-time timer is disabled (no dynamic power consumption).

- **RTC1HZ: Real-Time Clock 1Hz Clock Selection**

0: The RTT 32-bit counter is driven by the 16-bit prescaler roll-over events.

1: The RTT 32-bit counter is driven by the 1Hz RTC clock.




## 26.5.2 Real-time Timer Alarm Register

**Name:** RTT\_AR

**Address:** 0x400E1834

**Access:** Read/Write



- **ALMV: Alarm Value**

When the CRTV value in RTT\_VR equals the ALMV field, the ALMS flag is set in RTT\_SR. As soon as the ALMS flag rises, the CRTV value equals ALMV+1 (refer to [Figure 26-2](#)).


Note: The alarm interrupt must be disabled (ALMIEN must be cleared in RTT\_MR) when writing a new ALMV value.

### 26.5.3 Real-time Timer Value Register

**Name:** RTT\_VR

**Address:** 0x400E1838

**Access:** Read-only



- **CRTV: Current Real-time Value**

Returns the current value of the Real-time Timer.

Note: As CRTV can be updated asynchronously, it must be read twice at the same value.

## 26.5.4 Real-time Timer Status Register

**Name:** RTT\_SR

**Address:** 0x400E183C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	RTTINC	ALMS

- **ALMS: Real-time Alarm Status (cleared on read)**

0: The Real-time Alarm has not occurred since the last read of RTT\_SR.

1: The Real-time Alarm occurred since the last read of RTT\_SR.

- **RTTINC: Prescaler Roll-over Status (cleared on read)**

0: No prescaler roll-over occurred since the last read of the RTT\_SR.

1: Prescaler roll-over occurred since the last read of the RTT\_SR.

## 27. General Purpose Backup Registers (GPBR)

### 27.1 Description

The System Controller embeds 8 General Purpose Backup registers.

It is possible to generate an immediate clear of the content of General Purpose Backup registers 0 to 3 (first half) if a Low-power Debounce event is detected on one of the wakeup pins, WKUP0 or WKUP1. The content of the other General Purpose Backup registers (second half) remains unchanged.

The Supply Controller module must be programmed accordingly. In the register SUPC\_WUMR in the Supply Controller module, LPDBCCLR, LPDBCEN0 and/or LPDBCEN1 bit must be configured to 1 and LPDBC must be other than 0.

If a Tamper event has been detected, it is not possible to write to the General Purpose Backup registers while the LPDBCS0 or LPDBCS1 flags are not cleared in the Supply Controller Status Register (SUPC\_SR).

### 27.2 Embedded Characteristics

- 8 32-bit General Purpose Backup Registers

## 27.3 General Purpose Backup Registers (GPBR) User Interface

Table 27-1. Register Mapping

Offset	Register	Name	Access	Reset
0x0	General Purpose Backup Register 0	SYS_GPBR0	Read/Write	0x00000000
...	...	...	...	...
0x1C	General Purpose Backup Register 7	SYS_GPBR7	Read/Write	0x00000000

### 27.3.1 General Purpose Backup Register x

**Name:** SYS\_GPBRx

**Address:** 0x400E1890

**Access:** Read/Write

31	30	29	28	27	26	25	24
GPBR_VALUE							
23	22	21	20	19	18	17	16
GPBR_VALUE							
15	14	13	12	11	10	9	8
GPBR_VALUE							
7	6	5	4	3	2	1	0
GPBR_VALUE							

These registers are reset at first power-up and on each loss of VDDIO.

- **GPBR\_VALUE: Value of GPBR x**

If a Tamper event has been detected, it is not possible to write GPBR\_VALUE as long as the LPDBCS0 or LPDBCS1 flags have not been cleared in the Supply Controller Status Register (SUPC\_SR).

## 28. Clock Generator

### 28.1 Description

The Clock Generator user interface is embedded within the Power Management Controller and is described in [Section 29.20 "Power Management Controller \(PMC\) User Interface"](#). However, the Clock Generator registers are named CKGR\_.

### 28.2 Embedded Characteristics

The Clock Generator is made up of:


- A low-power 32768 Hz slow clock oscillator with Bypass mode
- A low-power RC oscillator
- A 3 to 20 MHz crystal or ceramic resonator-based oscillator, which can be bypassed.
- A factory-programmed fast RC oscillator. Three output frequencies can be selected: 4/8/12 MHz. By default 4 MHz is selected.
- A 480 MHz UTMI PLL, providing a clock for the USB High-speed Controller
- A 160 to 500 MHz programmable PLL (input from 8 to 32MHz)

It provides the following clocks:

- SLCK, the slow clock, which is the only permanent clock within the system.
- MAINCK is the output of the main clock oscillator selection: either the crystal or ceramic resonator-based oscillator or 4/8/12 MHz fast RC oscillator.
- PLLACK is the output of the divider and 160 to 500 MHz programmable PLL (PLLA)
- UPLLCK is the output of the 480 MHz UTMI PLL (UPLL)

## 28.3 Block Diagram

Figure 28-1. Clock Generator Block Diagram





## 28.4 Slow Clock

The Supply Controller embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are powered up, but only the embedded RC oscillator is enabled. This allows the slow clock to be valid in a short time (about 100  $\mu$ s).

The slow clock is generated either by the slow clock crystal oscillator or by the slow clock RC oscillator.

The selection between the RC or the crystal oscillator is made by writing the XTALSEL bit in the Supply Controller Control register (SUPC\_CR).

### 28.4.1 Slow Clock RC Oscillator

By default, the slow clock RC oscillator is enabled and selected. The user has to take into account the possible drifts of the RC oscillator. More details are given in [Section 54.2 "DC Characteristics"](#).


It can be disabled via the XTALSEL bit in SUPC\_CR.

### 28.4.2 Slow Clock Crystal Oscillator

The Clock Generator integrates a 32768 Hz low-power oscillator. To use this oscillator, the XIN32 and XOUT32 pins must be connected to a 32768 Hz crystal. Two external capacitors must be wired as shown in [Figure 28-2](#). More details are given in [Section 54.2 "DC Characteristics"](#).

Note that the user is not obliged to use the slow clock crystal and can use the RC oscillator instead.

**Figure 28-2. Typical Slow Clock Crystal Oscillator Connection**



The user can select the crystal oscillator to be the source of the slow clock, as it provides a more accurate frequency. The command is made by writing SUPC\_CR with the XTALSEL bit at 1. This results in a sequence which first configures the PIO lines multiplexed with XIN32 and XOUT32 to be driven by the oscillator, then enables the crystal oscillator and then disables the RC oscillator to save power. The switch of the slow clock source is glitch free. The OSCSEL bit of the Supply Controller Status register (SUPC\_SR) or the OSCSEL bit of the PMC Status Register (PMC\_SR) tracks the oscillator frequency downstream. It must be read in order to be informed when the switch sequence, initiated when a new value is written in the XTALSEL bit of SUPC\_CR, is done.


Reverting to the RC oscillator is only possible by shutting down the VDDIO power supply. If the user does not need the crystal oscillator, the XIN32 and XOUT32 pins can be left unconnected since by default the XIN32 and XOUT32 system I/O pins are in PIO input mode with pull-up after reset.

The user can also set the crystal oscillator in Bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given [Section 54. "Electrical Characteristics"](#). In order to set the Bypass mode, the OSCBYPASS bit of the Supply Controller Mode Register (SUPC\_MR) must be set .

## 28.5 Main Clock

Figure 28-3 shows the main clock block diagram.

Figure 28-3. Main Clock Block Diagram



The main clock has two sources:

- 4/8/12 MHz fast RC oscillator which starts very quickly and is used at startup.
- 3 to 20 MHz crystal or ceramic resonator-based oscillator which can be bypassed (Refer to [Section 28.5.5 "Bypassing the Main Crystal Oscillator"](#)).

### 28.5.1 Fast RC Oscillator

After reset, the 4/8/12 MHz fast RC oscillator is enabled with the 4 MHz frequency selected and it is selected as the source of MAINCK. MAINCK is the default clock selected to start the system.

The fast RC oscillator frequencies are calibrated in production except the lowest frequency, which is not calibrated. Refer to [Section 54.2 "DC Characteristics"](#).

The software can disable or enable the 4/8/12 MHz fast RC oscillator with the MOSCRSEN bit in the Clock Generator Main Oscillator Register (CKGR\_MOR).

The user can also select the output frequency of the fast RC oscillator, either 4, 8 or 12 MHz are available. Selection is done by configuring the field MOSCRCF in CKGR\_MOR. When changing this frequency selection, the MOSCRCS bit in the Power Management Controller Status Register (PMC\_SR) is automatically cleared and MAINCK is stopped until the oscillator is stabilized. Once the oscillator is stabilized, MAINCK restarts and MOSCRCS is set.

When disabling the main clock by clearing the MOSCRSEN bit in CKGR\_MOR, the MOSCRCS bit in PMC\_SR is automatically cleared, indicating the main clock is off.

Setting the MOSCRCS bit in the Power Management Controller Interrupt Enable Register (PMC\_IER) triggers an interrupt to the processor.

When main clock (MAINCK) is not used to drive the processor and the frequency monitor (SLCK is used instead), it is recommended to disable the main oscillators.

The CAL4, CAL8 and CAL12 values in the PMC Oscillator Calibration Register (PMC\_OCR) are the default values set by Atmel during production. These values are stored in a specific Flash memory area different from the main memory plane. These values cannot be modified by the user and cannot be erased by a Flash erase command or by the ERASE pin. Values written by the user application in PMC\_OCR are reset after each power-up or peripheral reset.

### 28.5.2 Fast RC Oscillator Clock Frequency Adjustment

The user can adjust the main RC oscillator frequency in PMC\_OCR. By default, SEL4/8/12 are low, so the RC oscillator will be driven with Flash calibration bits which are programmed during chip production.

The user can adjust the trimming of the 4/8/12 MHz fast RC oscillator through this register in order to obtain more accurate frequency and to compensate derating factors such as temperature and voltage.

In order to calibrate the oscillator lower frequency, SEL4 must be set to 1 and a good frequency value must be configured in CAL4. Likewise, SEL8/12 must be set to 1 and a trim value must be configured in CAL8/12 in order to adjust the other frequencies of the oscillator.

It is possible to adjust the oscillator frequency while operating from this clock. For example, when running on lowest frequency it is possible to change the CAL4 value if SEL4 is set in PMC\_OCR.

It is possible to restart, at anytime, a measurement of the main frequency by means of the RCMEAS bit in Main Clock Frequency Register (CKGR\_MCFR). Thus, when MAINFRDY flag reads 1, another read access on CKGR\_MCFR provides an image of the frequency of the main clock on MAINF field. The software can calculate the error with an expected frequency and correct the CAL4 (or CAL8/CAL12) field accordingly. This may be used to compensate frequency drift due to derating factors such as temperature and/or voltage.

### 28.5.3 3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator

After reset, the 3 to 20 MHz crystal or ceramic resonator-based oscillator is disabled and it is not selected as the source of MAINCK.

The user can select the 3 to 20 MHz crystal or ceramic resonator-based oscillator to be the source of MAINCK, as it provides a more accurate frequency. The software enables or disables the main oscillator in order to reduce power consumption by clearing the MOSCXTEN bit in CKGR\_MOR.

When disabling the main oscillator by clearing the MOSCXTEN bit in CKGR\_MOR, the MOSCXTS bit in PMC\_SR is automatically cleared, indicating the main clock is off.

When enabling the main oscillator, the user must initiate the main oscillator counter with a value corresponding to the start-up time of the oscillator. This start-up time depends on the crystal frequency connected to the oscillator.

When the MOSCXTEN bit and the MOSCXTST are written in CKGR\_MOR to enable the main oscillator, the XIN and XOUT pins are automatically switched into Oscillator mode and MOSCXTS bit in PMC\_SR is cleared and the counter starts counting down on the slow clock divided by 8 from the MOSCXTST value. Since the MOSCXTST value is coded with 8 bits, the maximum start-up time is about 62 ms.

When the counter reaches 0, the MOSCXTS bit is set, indicating that the main clock is valid. Setting the MOSCXTS bit in the Interrupt Mask Register (PMC\_IMR) can trigger an interrupt to the processor.

#### 28.5.4 Main Clock Oscillator Selection

The user can select the source of the main clock from either the 4/8/12 MHz fast RC oscillator, the 3 to 20 MHz crystal oscillator or the ceramic resonator-based oscillator.

The advantage of the 4/8/12 MHz fast RC oscillator is its fast start-up time. By default, this oscillator is selected to start the system and when entering Wait mode.

The advantage of the 3 to 20 MHz crystal oscillator or ceramic resonator-based oscillator is the high level of accuracy provided.

The selection of the oscillator is made by writing the MOSCSEL bit in CKGR\_MOR. If MAINCK is the source clock of the system, no change to another source clock (SLCK, PLLACK or UPLLCKDIV) is necessary when modifying the MOSCSEL bit since the switch is glitch-free. The MOSCSELS bit of PMC\_SR indicates when the switch sequence is done.

Setting the MOSCSELS bit in PMC\_IMR can trigger an interrupt to the processor.

Enabling the fast RC oscillator (MOSCRGEN = 1) and changing the fast RC frequency (MOSCCRF) at the same time is not allowed.

The fast RC must be enabled first and its frequency changed in a second step.

#### 28.5.5 Bypassing the Main Crystal Oscillator

Prior to bypassing the 3 to 20 MHz crystal oscillator, the external clock frequency provided on the XIN pin must be stable and within the values specified in the XIN Clock characteristics in [Section 54. "Electrical Characteristics"](#).

The sequence is as follows:

1. Ensure that an external clock is connected on XIN.
2. Enable the bypass by setting to CKGR\_MOR.MOSCXTBY.
3. Disable the 3 to 20 MHz oscillator by clearing the bit CKGR\_MOR.MOSCXTEN.

#### 28.5.6 Switching Main Clock between the Main RC Oscillator and Fast Crystal Oscillator

Both sources must be enabled during the switchover operation. Only after completion can the unused oscillator be disabled. If switching to a fast crystal oscillator, the clock presence must first be checked according to [Section 28.5.7 "Software Sequence to Detect the Presence of Fast Crystal"](#) because the source may not be reliable (crystal failure or bypass on a non-existent clock).

#### 28.5.7 Software Sequence to Detect the Presence of Fast Crystal

The frequency meter carried on CKGR\_MCFR is operating on the selected main clock and not on the fast crystal clock nor on the fast RC oscillator clock.

Therefore, to check for the presence of the fast crystal clock, it is necessary to have the main clock (MAINCK) driven by the fast crystal clock (MOSCSEL=1).

The following software sequence order must be followed:

1. MCK must select the slow clock (CSS=0 in the Master Clock register (PMC\_MCKR) register).
2. Wait for the MCKRDY flag in PMC\_SR to be 1.

3. The fast crystal must be enabled by programming 1 in the MOSCXTEN field in the CKGR\_MOR register with the MOSCXTST field being programmed to the appropriate value (see the Electrical Characteristics chapter).
4. Wait for the MOSCXTS flag to be 1 in PMC\_SR to get the end of a start-up period of the fast crystal oscillator.
5. Then, MOSCSEL must be programmed to 1 in CKGR\_MOR to select fast main crystal oscillator for the main clock.
6. MOSCSEL must be read until its value equals 1.
7. Then the MOSCSELS status flag must be checked in PMC\_SR.

At this point, two cases may occur (either MOSCSELS = 0 or MOSCSELS = 1).

- If MOSCSELS = 1: There is a valid crystal connected and its frequency can be determined by initiating a frequency measure by programming RCMEAS in CKGR\_MCFR.
- If MOSCSELS = 0:
  - There is no fast crystal clock (either no crystal connected or a crystal clock out of specification). A frequency measure can reinforce this status by initiating a frequency measure by programming RCMEAS in CKGR\_MCFR.
  - If MOSCSELS=0, the selection of the main clock must be programmed back to the main RC oscillator by writing MOSCSEL to 0 prior to disabling the fast crystal oscillator.
  - If MOSCSELS=0, the crystal oscillator can be disabled (MOSCXTEN=0 in CKGR\_MOR).

### 28.5.8 Main Clock Frequency Counter

The device features a main clock frequency counter that provides the frequency of the main clock.

In order to measure the frequency of main clock, the CCSS field of CKGR\_MCFR must be set to the same value as MOSCSEL.

The main clock frequency counter is reset and starts incrementing at the main clock speed after the next rising edge of the slow clock in the following cases:

- When the 4/8/12 MHz fast RC oscillator clock is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCRCS bit is set)
- When the 3 to 20 MHz crystal or ceramic resonator-based oscillator is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCXTS bit is set)
- When the main clock oscillator selection is modified
- When the RCMEAS bit of CKGR\_MCFR is written to 1.


Then, at the 16th falling edge of slow clock, the MAINFRDY bit in CKGR\_MCFR is set and the counter stops counting. Its value can be read in the MAINF field of CKGR\_MCFR and gives the number of main clock cycles during 16 periods of slow clock, so that the frequency of the 4/8/12 MHz fast RC oscillator or 3 to 20 MHz crystal or ceramic resonator-based oscillator can be determined.

## 28.6 Divider and PLL Block

The device features one divider/one PLL block that permits a wide range of frequencies to be selected on either the master clock, the processor clock or the programmable clock outputs. Additionally, they provide a 48 MHz signal to the embedded USB device port regardless of the frequency of the main clock.

Figure 28-4 shows the block diagram of the dividers and PLL blocks.

Figure 28-4. Divider and PLL Block Diagram



### 28.6.1 Divider and Phase Lock Loop Programming

The divider can be set between 1 and 255 in steps of 1. When a divider field (DIV) is cleared, the output of the corresponding divider and the PLL output is a continuous signal at level 0. On reset, each DIV field is cleared, thus the corresponding PLL input clock is stuck at 0.

The PLL (PLLA) allows multiplication of the divider's outputs. The PLL clock signal has a frequency that depends on the respective source signal frequency and on the parameters DIV (DIVA) and MUL (MULA). The factor applied to the source signal frequency is  $(MUL + 1)/DIV$ . When MUL is written to 0 or  $DIV=0$ , the PLL is disabled and its power consumption is saved. Note that there is a delay of two SLCK clock cycles between the disable command and the real disable of the PLL. Re-enabling the PLL can be performed by writing a value higher than 0 in the MUL field and DIV higher than 0.

Whenever the PLL is re-enabled or one of its parameters is changed, the LOCK (LOCKA) bit in PMC\_SR is automatically cleared. The values written in the PLLCOUNT field (PLLACOUNT) in CKGR\_PLLR (CKGR\_PLLAR) are loaded in the PLL counter. The PLL counter then decrements at the speed of the slow clock until it reaches 0. At this time, the LOCK bit is set in PMC\_SR and can trigger an interrupt to the processor. The user has to load the number of slow clock cycles required to cover the PLL transient time into the PLLCOUNT field.

It is prohibited to change the 4/8/12 MHz fast RC oscillator or the main oscillator selection in CKGR\_MOR while the master clock source is the PLL and the PLL reference clock is the fast RC oscillator.


The user must:

1. Switch on the main RC oscillator by writing a 1 to the CSS field of PMC\_MCKR.
2. Change the frequency (MOSCRCF) or oscillator selection (MOSCSEL) in CKGR\_MOR.
3. Wait for MOSCRCS (if frequency changes) or MOSCSELS (if oscillator selection changes) in PMC\_SR.
4. Disable and then enable the PLL.
5. Wait for the LOCK flag in PMC\_SR.
6. Switch back to the PLL by writing the appropriate value to the CSS field of PMC\_MCKR.

## 28.7 UTMI Phase Lock Loop Programming

The source clock of the UTMI PLL is the 3-20 MHz crystal oscillator. A 12 or 16MHz crystal is required to use the USB.

Figure 28-5. UTMI PLL Block Diagram



Whenever the UTMI PLL is enabled by writing UPLEN in UTMI Clock register (CKGR\_UCKR), the LOCKU bit in PMC\_SR is automatically cleared. The values written in the PLLCOUNT field in CKGR\_UCKR are loaded in the UTMI PLL counter. The UTMI PLL counter then decrements at the speed of the slow clock divided by 8 until it reaches 0. At this time, the LOCKU bit is set in PMC\_SR and can trigger an interrupt to the processor. The user has to load the number of slow clock cycles required to cover the UTMI PLL transient time into the PLLCOUNT field.

## 29. Power Management Controller (PMC)

### 29.1 Description

The Power Management Controller (PMC) optimizes power consumption by controlling all system and user peripheral clocks. The PMC enables/disables the clock inputs to many of the peripherals and the Cortex-M7 processor.

The Supply Controller selects between the 32 kHz RC oscillator or the slow crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized.

By default, at startup, the chip runs out of the master clock using the fast RC oscillator running at 4 MHz.

The user can trim the 8 and 12 MHz RC oscillator frequencies by software.

### 29.2 Embedded Characteristics

The Power Management Controller provides the following clocks:

- MCK, the Master Clock, programmable from a few hundred Hz to the maximum operating frequency of the device. It is available to the modules running permanently, such as the Enhanced Embedded Flash Controller.
- Processor Clock (HCLK), automatically switched off when entering the processor in Sleep Mode.
- Free-running processor Clock (FCLK)
- the Cortex-M7 SysTick external clock
- USB Clock (USBCK), required by USB Device Port operations.
- Peripheral Clocks, provided to the embedded peripherals (USART, SPI, TWI, TC, etc.) and independently controllable. Some of the peripherals can be configured to be driven by MCK divided by 2, 4, 8.
- Programmable Clock Outputs (PCKx), selected from the clock generator outputs to drive the device PCK pins.
- Clock sources independent of MCK and HCLK, provided by internal PCKx for USART, UART, and TC
- Embedded Trace Macrocell (ETM) and CAN Clocks, provided by internal PCKx clocks


The Power Management Controller also provides the following operations on clocks:

- A main crystal oscillator clock failure detector.
- A 32768 Hz crystal oscillator frequency monitor.
- A frequency counter on main clock and an on-the-fly adjustable main RC oscillator frequency.



## 29.3 Block Diagram

Figure 29-1. General Clock Block Diagram



## 29.4 Master Clock Controller

The Master Clock Controller provides selection and division of the master clock (MCK). MCK is the source clock of the peripheral clocks.

MCK is selected from one of the clocks provided by the Clock Generator. Selecting the slow clock provides a slow clock signal to the whole device. Selecting the main clock saves power consumption of the PLLs.

The Master Clock Controller is made up of a clock selector and a prescaler.

MCK is selected by configuring the **CSS** field in **PMC\_MCKR**. The prescaler supports the division by a power of 2 of the selected clock between 1 and 64, and the division by 3. The **PRES** field in **PMC\_MCKR** programs the prescaler.

Each time **PMC\_MCKR** is written to define a new master clock, the **MCKRDY** bit is cleared in **PMC\_SR**. It reads 0 until the master clock is established. Then, the **MCKRDY** bit is set and can trigger an interrupt to the processor. This feature is useful when switching from a high-speed clock to a lower one to inform the software when the change is actually done.

## 29.5 Processor Clock Controller

The PMC features a Processor Clock (HCLK) Controller that implements the processor Sleep mode. HCLK can be disabled by executing the **WFI** (WaitForInterrupt) or the **WFE** (WaitForEvent) processor instruction while the **LPM** bit is at 0 in the PMC Fast Startup Mode Register (**PMC\_FSMR**).

HCLK is enabled after a reset and is automatically re-enabled by any enabled interrupt. The processor Sleep mode is entered by disabling the processor clock, which is automatically re-enabled by any enabled fast or normal interrupt, or by the reset of the product.

When processor Sleep mode is entered, the current instruction is finished before the clock is stopped, but this does not prevent data transfers from other masters of the system bus.

## 29.6 SysTick Clock

The SysTick calibration value is fixed to 37500 which allows the generation of a time base of 1 ms with SysTick clock to the maximum frequency on MCK divided by 8.

## 29.7 USB Clock Controller

The user can select the PLLA or the UPLL output as the USB source clock by writing the USBS bit in PMC\_USB. If using the USB, the user must program the PLL to generate an appropriate frequency depending on the USBDIV bit in the USB Clock register (PMC\_USB).

When the PLL output is stable, i.e., the LOCK bit is set, the USB FS clock can be enabled by setting the USBCLK bit in the System Clock Enable register (PMC\_SCER). To save power on this peripheral when not used, the user can set the USBCLK bit in the System Clock Disable register (PMC\_SCDR). The USBCLK bit in the System Clock Status register (PMC\_SCSR) gives the status of this clock. The USB port requires both the USB clock signal and the peripheral clock. The USB peripheral clock is controlled by means of the Master Clock Controller.

## 29.8 Peripheral Clock Controller

The PMC controls the clocks of each embedded peripheral by means of the Peripheral Clock Controller. The user can individually enable and disable the clock on the peripherals.

The user can also enable and disable these clocks by writing Peripheral Clock Enable (PMC\_PCERx) and Peripheral Clock Disable (PMC\_PCDRx) registers. The status of the peripheral clock activity can be read in the Peripheral Clock Status Register (PMC\_PCSRx).

When a peripheral clock is disabled, the clock is immediately stopped. The peripheral clocks are automatically disabled after a reset.

To stop a peripheral, it is recommended that the system software wait until the peripheral has executed its last programmed operation before disabling the clock. This is to avoid data corruption or erroneous behavior of the system.

The bit number in the registers PMC\_PCERx, PMC\_PCDRx, and PMC\_PCSRx is the Peripheral Identifier defined at the product level. The bit number corresponds to the interrupt source number assigned to the peripheral.

In order to reduce power consumption, the clocks of CANx, USARTx, UARTx, TWIHSx, SPIx, TCx peripherals can be MCK divided by a factor of 1, 2, 4, 8.

The divisor is defined in PMC\_PCR. To apply a division factor, PID, CMD and DIV must be written in a single operation. The target peripheral clock is defined by the PID field. The divisor value is defined by DIV and the bit CMD must be set. To read the current division factor associated with a peripheral clock, two separate operations must be performed:

1. Write a one to the bit CMD and configure PID for the target peripheral clock. DIV is not significant for this operation.
2. Read the PMC\_PCR. The value of DIV is the divisor applied on the peripheral clock defined by PID.

DIV must not be changed while a peripheral is in use or when the peripheral clock is enabled. To change the clock division factor (DIV) of a peripheral, its clock must first be disabled by writing either EN to 0 for the corresponding PID (DIV must be kept the same if this method is used), or writing to the PMC\_PCDR register. Then the second

write must be performed into PMC\_PCR with the new value of DIV and the third write must be performed to enable the peripheral clock (either by using the PMC\_PCR or PMC\_PCER register).

## 29.9 Asynchronous Partial Wake-up

### 29.9.1 Description

The asynchronous partial wake-up wakes up a peripheral in a fully asynchronous way when activity is detected on the communication line. The asynchronous partial wake-up function automatically manages the peripheral clock. It reduces overall power consumption of the system by clocking peripherals only when needed.

Asynchronous partial wake-up can be enabled in Wait mode (SleepWalking), or in Active mode.


Only the following peripherals can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

The peripheral selected for asynchronous partial wake-up must be first configured so that its clock is enabled by setting the appropriate PIDx bit in PMC\_PCER registers.

### 29.9.2 Asynchronous Partial Wake-up in Wait Mode (SleepWalking)

When the system is in Wait mode, all clocks of the system (except SLCK) are stopped. When an asynchronous clock request from a peripheral occurs, the PMC partially wakes up the system to feed the clock only to this peripheral. The rest of the system is not fed with the clock, thus optimizing power consumption. Finally, depending on user-configurable conditions, the peripheral either wakes up the whole system if these conditions are met or stops the peripheral clock until the next clock request. If a wake-up request occurs, SleepWalking is automatically disabled until the user instructs the PMC to enable SleepWalking. This is done by setting PIDx in the PMC SleepWalking Enable Register (PMC\_SLPWK\_ER).

**Figure 29-2. SleepWalking Waveforms**



#### 29.9.2.1 Configuration Procedure

Before configuring SleepWalking for a peripheral, check that the PIDx bit in the [PMC Peripheral Clock Status register](#) (PMC\_PCSR) is set. This ensures that the peripheral clock is enabled.

To enable SleepWalking for a peripheral, follow the steps below:

1. Check that the corresponding PIDx bit in the PMC SleepWalking Activity Status register (PMC\_SLPWK\_ASR) is cleared. This ensures that the peripheral has no activity in progress.
2. Enable SleepWalking for the peripheral by writing a one to the corresponding PIDx bit in the PMC\_SLPWK\_ER.
3. Check that the corresponding PIDx bit in PMC\_SLPWK\_ASR is cleared. This ensures that no activity has started during the enable phase.
4. In the PMC\_SLPWK\_ASR, if the corresponding PIDx bit is set, SleepWalking must be immediately disabled by writing a one to the PIDx bit in the [PMC SleepWalking Disable Register](#) (PMC\_SLPWK\_DR). Wait for the

end of peripheral activity before reinitializing the procedure.

If the corresponding PIDx bit is cleared, then the peripheral clock is disabled and the system can now be placed in Wait mode.

Before entering Wait mode, check that the AIP bit in the [PMC SleepWalking Activity In Progress Register \(PMC\\_SLPWK\\_AIPR\)](#) is cleared. This ensures that none of the peripherals has any activity in progress.

Note: When SleepWalking for a peripheral is enabled and the core is running (system not in Wait mode), the peripheral must not be accessed before a wake-up of the peripheral is performed.

### 29.9.3 Asynchronous Partial Wake-Up in Active Mode


When the system is in Active mode, peripherals enabled for asynchronous partial wake-up have their respective clocks stopped until the peripherals request a clock. When a peripheral requests the clock, the PMC provides the clock without processor intervention.

The triggering of the peripheral clock request depends on conditions which can be configured for each peripheral. If these conditions are met, the peripheral asserts a request to the PMC. The PMC disables the Asynchronous Partial Wake-up mode of the peripheral and provides the clock to the peripheral until the user instructs the PMC to re-enable partial wake-up on the peripheral. This is done by setting PIDx in the PMC\_SLPWK\_ER.

If the conditions are not met, the peripheral clears the clock request and the PMC stops the peripheral clock until the clock request is re-asserted by the peripheral.

Note: Configuring Asynchronous Partial Wake-up mode requires the same registers as SleepWalking mode.

**Figure 29-3. Asynchronous Partial Wake-up in Active Mode**



#### 29.9.3.1 Configuration Procedure

Before configuring the asynchronous partial wake-up function of a peripheral, check that the PIDx bit in the [PMC Peripheral Clock Status register \(PMC\\_PCSR\)](#) is set. This ensures that the peripheral clock is enabled.

To enable the asynchronous partial wake-up function of a peripheral, follow the steps below:

1. Check that the corresponding PIDx bit in the PMC SleepWalking Activity Status register (PMC\_SLPWK\_ASR) is cleared. This ensures that the peripheral has no activity in progress.
2. Enable the asynchronous partial wake-up function of the peripheral by writing a one to the corresponding PIDx bit in the PMC\_SLPWK\_ER.
3. Check that the corresponding PIDx bit in PMC\_SLPWK\_ASR is cleared. This ensures that no activity has started during the enable phase.

In the PMC\_SLPWK\_ASR, if the corresponding PIDx bit is set, the asynchronous partial wake-up function must be immediately disabled by writing a one to the PIDx bit in the [PMC SleepWalking Disable Register \(PMC\\_SLPWK\\_DR\)](#). Wait for the end of peripheral activity before reinitializing the procedure.

## 29.10 Free-Running Processor Clock

The free-running processor clock (FCLK) used for sampling interrupts and clocking debug blocks ensures that interrupts can be sampled, and sleep events can be traced, while the processor is sleeping.

## 29.11 Programmable Clock Output Controller

The PMC controls three signals to be output on external pins, PCKx. Each signal can be independently programmed via the Programmable Clock registers (PMC\_PCKx).

PCKx can be independently selected between the slow clock (SLCK), the main clock (MAINCK), the PLLA clock (PLLACK), UTMI PLL clock divided by 1 or 2 (UPLLCKDIV) and the master clock (MCK) by writing the CSS field in PMC\_PCKx. Each output signal can also be divided by a power of 2 between 1 and 64 by writing the PRES (Prescaler) field in PMC\_PCKx.

Each output signal can be enabled and disabled by writing 1 in the corresponding bit PCKx of PMC\_SCER and PMC\_SCDR, respectively. Status of the active programmable output clocks are given in the PCKx bits of PMC\_SCSR.

The PCKRDYx status flag in PMC\_SR indicates that the programmable clock is actually what has been programmed in registers PMC\_PCKx.

As the Programmable Clock Controller does not manage with glitch prevention when switching clocks, it is strongly recommended to disable the programmable clock before any configuration change and to re-enable it after the change is performed.

## 29.12 Core and Bus Independent Clocks for Peripherals

The USART/UART/TC can operate while the core, bus and peripheral clock frequencies are modified, thus providing communications at a rate which is independent for the core/bus/peripheral clock. This mode of operation is possible by using the internally generated independent clock sources PCK4 and PCK6.

PCK4 and PCK6 internal clocks can be independently selected between the slow clock (SLCK), the main clock (MAINCK), any available PLL clock, and the master clock (MCK) by writing the CSS field in the Programmable Clock registers (PMC\_PCK4 and PMC\_PCK6). The independent clock sources can be also divided by writing the field PRES.

Each internal clock signal (PCKx) can be enabled and disabled by writing a one to the corresponding PCKx bit of PMC\_SCER and PMC\_SCDR, respectively. The status of the internal clocks are given in the PCKx bits of PMC\_SCSR.

The PCKRDYx status flag in PMC\_SR indicates that the programmable internal clock has been programmed in the programmable clock registers.

The independent clock source must also be selected in each peripheral USART/UART/TC to operate communications, timings, etc without influence of the frequency of the core/bus/peripherals (except frequency limitations listed in each peripheral).

**Table 29-1. Clock Assignment**

Clock Name	Peripheral
PCK3	ETM
PCK4	UART/USART
PCK5	CAN
PCK6	TC

## 29.13 Fast Startup

At exit from Wait mode, the device allows the processor to restart in less than 10 microseconds only if the C-code function that manages the Wait mode entry and exit is linked to and executed from on-chip SRAM.

The fast startup time cannot be achieved if the first instruction after an exit is located in the embedded Flash.

If fast startup is not required, or if the first instruction after exit from Wait mode is located in embedded Flash, see [Section 29.14 "Startup from Embedded Flash"](#).

Prior to instructing the device to enter Wait mode:

1. Select the fast RC oscillator as the master clock source (the CSS field in PMC\_MCKR must be written to 1).
2. Disable the PLL if enabled.
3. Wait for two SLCK clock cycles.
4. Clear the internal wake-up sources.

The system enters Wait mode either by setting the WAITMODE bit in CKGR\_MOR, or by executing the WaitForEvent (WFE) instruction of the processor while the LPM bit is at 1 in PMC\_FSMR. Immediately after setting the WAITMODE bit or using the WFE instruction, wait for the MCKRDY bit to be set in PMC\_SR.

A fast startup is enabled upon the detection of a programmed level on one of the 14 wake-up inputs (WKUP) or upon an active alarm from the RTC, RTT and USB Controller. The polarity of the 14 wake-up inputs is programmable by writing the PMC Fast Startup Polarity Register (PMC\_FSPR).


The fast startup circuitry, as shown in [Figure 29-4](#), is fully asynchronous and provides a fast startup signal to the PMC. As soon as the fast startup signal is asserted, the embedded 4/8/12 MHz fast RC oscillator restarts automatically.

When entering Wait mode, the embedded Flash can be placed in one of the low-power modes (Deep-power-down or Standby mode) depending on the configuration of the FLPM field in the PMC\_FSMR. The FLPM field can be programmed at anytime and its value will be applied to the next Wait mode period.

The power consumption reduction is optimal when FLPM is configured to 1 (Deep-power-down mode) in field FLPM. If configured to 0 (Standby mode), the power consumption is slightly higher than in Deep-power-down mode.

When FLPM is configured to 2, the Wait mode Flash power consumption is equivalent to that of the Active mode when there is no read access on the Flash.

**Figure 29-4. Fast Startup Circuitry**



Each wake-up input pin and alarm can be enabled to generate a fast startup event by setting the corresponding bit in PMC\_FSMR.

The user interface does not provide any status for fast startup. The status can be read in the PIO Controller and the status registers of the RTC, RTT and USB Controller.

## 29.14 Startup from Embedded Flash

The inherent start-up time of the embedded Flash cannot provide a fast startup of the system.

If system fast start-up time is not required, the first instruction after a Wait mode exit can be located in the embedded Flash. Under these conditions, prior to entering Wait mode, the Flash controller must be programmed to perform access in 0 wait state (refer to [Section 20. "Enhanced Embedded Flash Controller \(EEFC\)"](#)).

The procedure and conditions to enter Wait mode and the circuitry to exit Wait mode are strictly the same as fast startup (see [Section 29.13 "Fast Startup"](#)).

## 29.15 Main Clock Failure Detection

The clock failure detector monitors the main crystal oscillator or ceramic resonator-based oscillator to identify an eventual failure of this oscillator.

The clock failure detector can be enabled or disabled by bit CFDEN in CKGR\_MOR. After a VDDCORE reset, the detector is disabled. However, if the oscillator is disabled (MOSCXTEN = 0), the detector is also disabled.




A failure is detected by means of a counter incrementing on the main oscillator clock edge and detection logic is triggered by the slow RC oscillator clock. The slow RC is automatically enabled when  $CFDEN = 1$ .

The counter is cleared when the slow RC oscillator clock signal is low and enabled when the signal is high. Thus, the failure detection time is one slow RC oscillator period. If, during the high level period of the slow RC oscillator clock signal, less than eight fast crystal oscillator clock periods have been counted, then a failure is reported.

If a failure of the main oscillator is detected, bit  $CFDEV$  in  $PMC\_SR$  indicates a failure event and generates an interrupt if the corresponding interrupt source is enabled. The interrupt remains active until a read occurs in  $PMC\_SR$ . The user can know the status of the clock failure detection at any time by reading the  $CFDS$  bit in  $PMC\_SR$ .

**Figure 29-5. Clock Failure Detection Example**



Note: ratio of clock periods is for illustration purposes only

If the main oscillator is selected as the source clock of  $MAINCK$  ( $MOSCSEL$  in  $CKGR\_MOR = 1$ ), and if the master clock source is  $PLLACK$  or  $UPLLCKDIV$  ( $CSS = 2$  or  $3$ ), a clock failure detection automatically forces  $MAINCK$  to be the source clock for the master clock ( $MCK$ ). Then, regardless of the  $PMC$  configuration, a clock failure detection automatically forces the fast RC oscillator to be the source clock for  $MAINCK$ . If the fast RC oscillator is disabled when a clock failure detection occurs, it is automatically re-enabled by the clock failure detection mechanism.

It takes two slow RC oscillator clock cycles to detect and switch from the main oscillator to the fast RC oscillator if the source master clock ( $MCK$ ) is main clock ( $MAINCK$ ), or three slow clock RC oscillator cycles if the source of  $MCK$  is  $PLLACK$  or  $UPLLCKDIV$ .

A clock failure detection activates a fault output that is connected to the Pulse Width Modulator ( $PWM$ ) Controller. With this connection, the  $PWM$  controller is able to force its outputs and to protect the driven device, if a clock failure is detected.

The user can know the status of the clock failure detector at any time by reading the  $FOS$  bit in  $PMC\_SR$ .

This fault output remains active until the defect is detected and until it is cleared by the bit  $FOCLR$  in the  $PMC$  Fault Output Clear Register ( $PMC\_FOCR$ ).

## 29.16 Slow Crystal Clock Frequency Monitor

The frequency of the slow clock crystal oscillator can be monitored by means of logic driven by the main RC oscillator known as a reliable clock source. This function is enabled by configuring the  $XT32KFME$  bit of  $CKGR\_MOR$ . The  $SEL4/SEL8/SEL12$  bits of  $PMC\_OCR$  must be cleared.

An error flag ( $XT32KERR$  in  $PMC\_SR$ ) is asserted when the slow clock crystal oscillator frequency is out of the  $\pm 10\%$  nominal frequency value (i.e. 32768 Hz). The error flag can be cleared only if the slow clock frequency monitoring is disabled.

When the main RC oscillator frequency is 4 MHz, the accuracy of the measurement is  $\pm 40\%$  as this frequency is not trimmed during production. Therefore,  $\pm 10\%$  accuracy is obtained only if the RC oscillator frequency is configured for 8 or 12 MHz.



The monitored clock frequency is declared invalid if at least 4 consecutive clock period measurement results are over the nominal period  $\pm 10\%$ .

Due to the possible frequency variation of the embedded main RC oscillator acting as reference clock for the monitor logic, any slow clock crystal frequency deviation over  $\pm 10\%$  of the nominal frequency is systematically reported as an error by means of XT32KERR in PMC\_SR. Between  $-1\%$  and  $-10\%$  and  $+1\%$  and  $+10\%$ , the error is not systematically reported.

Thus only a crystal running at 32768 Hz frequency ensures that the error flag will not be asserted. The permitted drift of the crystal is 10000ppm (1%), which allows any standard crystal to be used.

If the main RC frequency needs to be changed while the slow clock frequency monitor is operating, the monitoring must be stopped prior to change the main RC frequency. Then it can be re-enabled as soon as MOSCRCS is set in PMC\_SR.

The error flag can be defined as an interrupt source of the PMC by setting the XT32KERR bit of PMC\_IER.

## 29.17 Programming Sequence

1. If the fast crystal oscillator is not required, the PLL and divider can be directly configured ([Step 6.](#)) else the fast crystal oscillator must be started ([Step 2.](#)).

2. Enable the fast crystal oscillator:

The fast crystal oscillator is enabled by setting the MOSCXTEEN field in CKGR\_MOR. The user can define a start-up time. This can be achieved by writing a value in the MOSCXSTS field in CKGR\_MOR. Once this register has been correctly configured, the user must wait for MOSCXTS field in PMC\_SR to be set. This can be done either by polling MOSCXTS in PMC\_SR, or by waiting for the interrupt line to be raised if the associated interrupt source (MOSCXTS) has been enabled in PMC\_IER.

3. Switch the MAINCK to the main crystal oscillator by setting MOSCSEL in CKGR\_MOR.
4. Wait for the MOSCSELS to be set in PMC\_SR to ensure the switchover is complete.
5. Check the main clock frequency:

This main clock frequency can be measured via CKGR\_MCFR.

Read CKGR\_MCFR until the MAINFRDY field is set, after which the user can read the MAINF field in CKGR\_MCFR by performing an additional read. This provides the number of main clock cycles that have been counted during a period of 16 slow clock cycles.

If MAINF = 0, switch the MAINCK to the Fast RC Oscillator by clearing MOSCSEL in CKGR\_MOR. If MAINF  $\neq 0$ , proceed to [Step 6.](#)

6. Set PLLx and Divider (if not required, proceed to [Step 7.](#)):

In the names PLLx, DIVx, MULx, LOCKx, PLLxCOUNT, and CKGR\_PLLxR, 'x' represents A.

All parameters needed to configure PLLx and the divider are located in CKGR\_PLLxR.

The DIVx field is used to control the divider itself. This parameter can be programmed between 0 and 127. Divider output is divider input divided by DIVx parameter. By default, DIVx field is cleared which means that the divider and PLLx are turned off.

The MULx field is the PLLx multiplier factor. This parameter can be programmed between 0 and 62. If MULx is cleared, PLLx will be turned off, otherwise the PLLx output frequency is PLLx input frequency multiplied by (MULx + 1).

The PLLxCOUNT field specifies the number of slow clock cycles before the LOCKx bit is set in the PMC\_SR after CKGR\_PLLxR has been written.

Once CKGR\_PLLxR has been written, the user must wait for the LOCKx bit to be set in the PMC\_SR. This can be done either by polling LOCKx in PMC\_SR or by waiting for the interrupt line to be raised if the associated interrupt source (LOCKx) has been enabled in PMC\_IER. All fields in CKGR\_PLLxR can be

programmed in a single write operation. If at some stage one of the following parameters, MULx or DIVx is modified, the LOCKx bit goes low to indicate that PLLx is not yet ready. When PLLx is locked, LOCKx is set again. The user must wait for the LOCKx bit to be set before using the PLLx output clock.

7. Select the master clock and processor clock:

The master clock and the processor clock are configurable via PMC\_MCKR.

The CSS field is used to select the clock source of the master clock and processor clock dividers. By default, the selected clock source is the main clock.

The PRES field is used to define the processor clock and master clock prescaler. The user can choose between different values (1, 2, 3, 4, 8, 16, 32, 64). Prescaler output is the selected clock source frequency divided by the PRES value.

The MDIV field is used to define the master clock divider. It is possible to choose between different values (0, 1, 2, 3). The master clock output is the processor clock frequency divided by 1, 2, 3 or 4, depending on the value programmed in MDIV.

By default, MDIV and PLLADIV2 are cleared, which indicates that the processor clock is equal to the master clock.

Once the PMC\_MCKR has been written, the user must wait for the MCKRDY bit to be set in the PMC\_SR. This can be done either by polling MCKRDY in PMC\_SR or by waiting for the interrupt line to be raised if the associated interrupt source (MCKRDY) has been enabled in PMC\_IER. PMC\_MCKR must not be programmed in a single write operation. The programming sequence for PMC\_MCKR is as follows:

If a new value for CSS field corresponds to PLL clock:

- a. Program the PRES field in PMC\_MCKR.
- b. Wait for the MCKRDY bit to be set in PMC\_SR.
- c. Program the CSS field in PMC\_MCKR.
- d. Wait for the MCKRDY bit to be set in PMC\_SR.

If a new value for CSS field corresponds to main clock or slow clock:

- a. Program the CSS field in PMC\_MCKR.
- b. Wait for the MCKRDY bit to be set in the PMC\_SR.
- c. Program the PRES field in PMC\_MCKR.
- d. Wait for the MCKRDY bit to be set in PMC\_SR.

If the parameters CSS or PRES are modified at any stage, the MCKRDY bit goes low to indicate that the master clock and the processor clock are not yet ready. The user must wait for MCKRDY bit to be set again before using the master and processor clocks.

Note: IF PLLx clock was selected as the master clock and the user decides to modify it by writing in CKGR\_PLLxR, the MCKRDY flag will go low while PLLx is unlocked. Once PLLx is locked again, LOCKx goes high and MCKRDY is set. While PLLx is unlocked, the master clock selection is automatically changed to slow clock for PLLA. For further information, see [Section 29.18.2 "Clock Switching Waveforms"](#).

The master clock is main clock divided by 2.

8. Select the programmable clocks:

Programmable clocks are controlled via registers PMC\_SCER, PMC\_SCDR and PMC\_SCSR.

Programmable clocks can be enabled and/or disabled via PMC\_SCER and PMC\_SCDR. Three programmable clocks can be used. PMC\_SCSR indicates which programmable clock is enabled. By default all programmable clocks are disabled.

PMC\_PCKx registers are used to configure programmable clocks.

The CSS field is used to select the programmable clock divider source. Several clock options are available: main clock, slow clock, master clock, PLLACK and UPLLCKDIV. The slow clock is the default clock source.

The PRES field is used to control the programmable clock prescaler. It is possible to choose between different values (1, 2, 4, 8, 16, 32, 64). Programmable clock output is prescaler input divided by PRES parameter. By default, the PRES value is cleared which means that PCKx is equal to slow clock.

Once PMC\_PCKx has been configured, the corresponding programmable clock must be enabled and the user must wait for the PCKRDYx bit to be set in the PMC\_SR. This can be done either by polling PCKRDYx in PMC\_SR or by waiting for the interrupt line to be raised if the associated interrupt source (PCKRDYx) has been enabled in PMC\_IER. All parameters in PMC\_PCKx can be programmed in a single write operation.

If the CSS and PRES parameters are to be modified, the corresponding programmable clock must be disabled first. The parameters can then be modified. Once this has been done, the user must re-enable the programmable clock and wait for the PCKRDYx bit to be set.

#### 9. Enable the peripheral clocks

Once all of the previous steps have been completed, the peripheral clocks can be enabled and/or disabled via registers PMC\_PCERx and PMC\_PCDRx.

## 29.18 Clock Switching Details

### 29.18.1 Master Clock Switching Timings

Table 29-2 and Table 29-3 give the worst case timings required for the master clock to switch from one selected clock to another one. This is in the event that the prescaler is de-activated. When the prescaler is activated, an additional time of 64 clock cycles of the newly selected clock has to be added.

**Table 29-2. Clock Switching Timings (Worst Case)**

To	From	Main Clock	SLCK	PLL Clock
Main Clock		–	4 x SLCK + 2.5 x Main Clock	3 x PLL Clock + 4 x SLCK + 1 x Main Clock
SLCK		0.5 x Main Clock + 4.5 x SLCK	–	3 x PLL Clock + 5 x SLCK
PLL Clock		0.5 x Main Clock + 4 x SLCK + PLLCOUNT x SLCK + 2.5 x PLLx Clock	2.5 x PLL Clock + 5 x SLCK + PLLCOUNT x SLCK	2.5 x PLL Clock + 4 x SLCK + PLLCOUNT x SLCK

- Notes: 1. PLL designates either the PLLA or the UPLL clock.  
2. PLLCOUNT designates either PLLACOUNT or UPLLCOUNT.

**Table 29-3. Clock Switching Timings between Two PLLs (Worst Case)**

To	From	PLLA Clock	UPLL Clock
PLLA Clock		2.5 x PLLA Clock + 4 x SLCK + PLLACOUNT x SLCK	3 x PLLA Clock + 4 x SLCK + 1.5 x PLLA Clock
UPLL Clock		3 x UPLL Clock + 4 x SLCK + 1.5 x UPLL Clock	2.5 x UPLL Clock + 4 x SLCK

## 29.18.2 Clock Switching Waveforms

Figure 29-6. Switch Master Clock from Slow Clock to PLLx Clock







Figure 29-7. Switch Master Clock from Main Clock to Slow Clock



**Figure 29-8. Change PLLx Programming**



**Figure 29-9. Programmable Clock Output Programming**



## 29.19 Register Write Protection

To prevent any single software error from corrupting PMC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [PMC Write Protection Mode Register](#) (PMC\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [PMC Write Protection Status Register](#) (PMC\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PMC\_WPSR.

The following registers can be write-protected:

- [PMC System Clock Enable Register](#)
- [PMC System Clock Disable Register](#)
- [PMC Peripheral Clock Enable Register 0](#)
- [PMC Peripheral Clock Disable Register 0](#)
- [PMC Clock Generator Main Oscillator Register](#)
- [PMC Clock Generator PLLA Register](#)
- [PMC UTMI Clock Configuration Register](#)
- [PMC Master Clock Register](#)
- [PMC USB Clock Register](#)
- [PMC Programmable Clock Register](#)
- [PMC Fast Startup Mode Register](#)
- [PMC Fast Startup Polarity Register](#)
- [PMC Peripheral Clock Enable Register 1](#)
- [PMC Peripheral Clock Disable Register 1](#)
- [PMC Oscillator Calibration Register](#)
- [PMC SleepWalking Enable Register 0](#)
- [PMC SleepWalking Disable Register 0](#)
- [PMC SleepWalking Enable Register 1](#)
- [PMC SleepWalking Disable Register 1](#)

## 29.20 Power Management Controller (PMC) User Interface

**Table 29-4. Register Mapping**

Offset	Register	Name	Access	Reset
0x0000	System Clock Enable Register	PMC_SCER	Write-only	–
0x0004	System Clock Disable Register	PMC_SCDR	Write-only	–
0x0008	System Clock Status Register	PMC_SCSR	Read-only	0x0000_0001
0x000C	Reserved	–	–	–
0x0010	Peripheral Clock Enable Register 0	PMC_PCER0	Write-only	–
0x0014	Peripheral Clock Disable Register 0	PMC_PCDR0	Write-only	–
0x0018	Peripheral Clock Status Register 0	PMC_PCSR0	Read-only	0x0000_0000
0x001C	UTMI Clock Register	CKGR_UCKR	Read/Write	0x1020_0800
0x0020	Main Oscillator Register	CKGR_MOR	Read/Write	0x0000_0008
0x0024	Main Clock Frequency Register	CKGR_MCFR	Read/Write	0x0000_0000
0x0028	PLLA Register	CKGR_PLLAR	Read/Write	0x0000_3F00
0x002C	Reserved	–	–	–
0x0030	Master Clock Register	PMC_MCKR	Read/Write	0x0000_0001
0x0034	Reserved	–	–	–
0x0038	USB Clock Register	PMC_USB	Read/Write	0x0000_0000
0x003C	Reserved	–	–	–
0x0040	Programmable Clock 0 Register	PMC_PCK0	Read/Write	0x0000_0000
0x0044	Programmable Clock 1 Register	PMC_PCK1	Read/Write	0x0000_0000
0x0048	Programmable Clock 2 Register	PMC_PCK2	Read/Write	0x0000_0000
0x004C	Programmable Clock 3 Register	PMC_PCK3	Read/Write	0x0000_0000
0x0050	Programmable Clock 4 Register	PMC_PCK4	Read/Write	0x0000_0000
0x0054	Programmable Clock 5 Register	PMC_PCK5	Read/Write	0x0000_0000
0x0058	Programmable Clock 6 Register	PMC_PCK6	Read/Write	0x0000_0000
0x005C	Reserved	–	–	–
0x0060	Interrupt Enable Register	PMC_IER	Write-only	–
0x0064	Interrupt Disable Register	PMC_IDR	Write-only	–
0x0068	Status Register	PMC_SR	Read-only	0x0003_0008
0x006C	Interrupt Mask Register	PMC_IMR	Read-only	0x0000_0000
0x0070	Fast Startup Mode Register	PMC_FSMR	Read/Write	0x0000_0000
0x0074	Fast Startup Polarity Register	PMC_FSPR	Read/Write	0x0000_0000
0x0078	Fault Output Clear Register	PMC_FOCR	Write-only	–
0x007C–0x00E0	Reserved	–	–	–
0x00E4	Write Protection Mode Register	PMC_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	PMC_WPSR	Read-only	0x0
0x00EC–0x00FC	Reserved	–	–	–

**Table 29-4. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x0100	Peripheral Clock Enable Register 1	PMC_PCER1	Write-only	–
0x0104	Peripheral Clock Disable Register 1	PMC_PCDR1	Write-only	–
0x0108	Peripheral Clock Status Register 1	PMC_PCSR1	Read-only	0x0000_0000
0x010C	Peripheral Control Register	PMC_PCR	Read/Write	0x0000_0000
0x0110	Oscillator Calibration Register	PMC_OCR	Read/Write	0x0040_4040
0x0114	SleepWalking Enable Register 0	PMC_SLPWK_ER0	Write-only	–
0x0118	SleepWalking Disable Register 0	PMC_SLPWK_DR0	Write-only	–
0x011C	SleepWalking Status Register 0	PMC_SLPWK_SR0	Read-only	0x00000000
0x0120	SleepWalking Activity Status Register 0	PMC_SLPWK_ASR0	Read-Only	–
0x0134	SleepWalking Enable Register 1	PMC_SLPWK_ER1	Write-only	–
0x0138	SleepWalking Disable Register 1	PMC_SLPWK_DR1	Write-only	–
0x013C	SleepWalking Status Register 1	PMC_SLPWK_SR1	Read-only	0x00000000
0x0140	SleepWalking Activity Status Register 1	PMC_SLPWK_ASR1	Read-Only	–
0x0144	SleepWalking Activity In Progress Register	PMC_SLPWK_AIPR	Read-Only	–

Note: If an offset is not listed in [Table 29-4](#) it must be considered as “reserved”.



## 29.20.1 PMC System Clock Enable Register

**Name:** PMC\_SCER

**Address:** 0x400E0600

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	PCK6	PCK5	PCK4	PCK3	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
–	–	USBCLK	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **USBCLK: Enable USB FS Clock**

0: No effect.

1: Enables USB FS clock.

- **PCKx: Programmable Clock x Output Enable**

0: No effect.

1: Enables the corresponding Programmable Clock output.

## 29.20.2 PMC System Clock Disable Register

**Name:** PMC\_SCDR

**Address:** 0x400E0604

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	PCK6	PCK5	PCK4	PCK3	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
–	–	USBCLK	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **USBCLK: Disable USB FS Clock**

0: No effect.

1: Disables USB FS clock.

- **PCKx: Programmable Clock x Output Disable**

0: No effect.

1: Disables the corresponding Programmable Clock output.

### 29.20.3 PMC System Clock Status Register

**Name:** PMC\_SCSR

**Address:** 0x400E0608

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	PCK6	PCK5	PCK4	PCK3	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
–	–	USBCLK	–	–	–	–	–

- **USBCLK: USB FS Clock Status**

0: The USB FS clock is disabled.

1: The USB FS clock is enabled.

- **PCKx: Programmable Clock x Output Status**

0: The corresponding Programmable Clock output is disabled.

1: The corresponding Programmable Clock output is enabled.

## 29.20.4 PMC Peripheral Clock Enable Register 0

**Name:** PMC\_PCER0

**Address:** 0x400E0610

**Access:** Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **PIDx: Peripheral Clock x Enable**

0: No effect.

1: Enables the corresponding peripheral clock.

Note: PIDx refers to identifiers defined in [Section 12.1 "Peripheral Identifiers"](#). Other peripherals can be enabled in PMC\_PCER1 ([Section 29.20.23 "PMC Peripheral Clock Enable Register 1"](#)).

Note: Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.

## 29.20.5 PMC Peripheral Clock Disable Register 0

**Name:** PMC\_PCDR0

**Address:** 0x400E0614

**Access:** Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **PIDx: Peripheral Clock x Disable**

0: No effect.

1: Disables the corresponding peripheral clock.

Note: PIDx refers to identifiers defined in [Section 12.1 "Peripheral Identifiers"](#). Other peripherals can be disabled in PMC\_PCDR1 ([Section 29.20.24 "PMC Peripheral Clock Disable Register 1"](#)).

## 29.20.6 PMC Peripheral Clock Status Register 0

**Name:** PMC\_PCSR0

**Address:** 0x400E0618

**Access:** Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

- **PIDx: Peripheral Clock x Status**

0: The corresponding peripheral clock is disabled.

1: The corresponding peripheral clock is enabled.

Note: PIDx refers to identifiers defined in [Section 12.1 "Peripheral Identifiers"](#). Other peripherals status can be read in PMC\_PCSR1 ([Section 29.20.25 "PMC Peripheral Clock Status Register 1"](#)).

## 29.20.7 PMC UTMI Clock Configuration Register

**Name:** CKGR\_UCKR

**Address:** 0x400E061C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–		–	–	–	–
23	22	21	20	19	18	17	16
UPLLCOUNT				–	–	–	UPLLEN
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in the [PMC Write Protection Mode Register](#).

- **UPLLEN: UTMI PLL Enable**

0: The UTMI PLL is disabled.

1: The UTMI PLL is enabled.

When UPLLEN is set, the LOCKU flag is set once the UTMI PLL start-up time is achieved.

- **UPLLCOUNT: UTMI PLL Start-up Time**

Specifies the number of Slow Clock cycles multiplied by 8 for the UTMI PLL start-up time.

## 29.20.8 PMC Clock Generator Main Oscillator Register

**Name:** CKGR\_MOR

**Address:** 0x400E0620

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	XT32KFME	CFDEN	MOSCSEL
23	22	21	20	19	18	17	16
KEY							
15	14	13	12	11	10	9	8
MOSCXTST							
7	6	5	4	3	2	1	0
–	MOSCRCF			MOSCRcen	WAITMODE	MOSCXTBY	MOSCXTEN

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **MOSCXTEN: Main Crystal Oscillator Enable**

A crystal must be connected between XIN and XOUT.

0: The main crystal oscillator is disabled.

1: The main crystal oscillator is enabled. MOSCXTBY must be cleared.

When MOSCXTEN is set, the MOSCXTS flag is set once the Main Crystal Oscillator start-up time is achieved.

- **MOSCXTBY: Main Crystal Oscillator Bypass**

0: No effect.

1: The main crystal oscillator is bypassed. MOSCXTEN must be cleared. An external clock must be connected on XIN.

When MOSCXTBY is set, the MOSCXTS flag in PMC\_SR is automatically set.

Clearing MOSCXTEN and MOSCXTBY bits resets the MOSCXTS flag.

Note: When the Main Crystal Oscillator Bypass is disabled (MOSCXTBY=0), the MOSCXTS flag must be read at 0 in PMC\_SR before enabling the main crystal oscillator (MOSCXTEN=1).

- **WAITMODE: Wait Mode Command (Write-only)**

0: No effect.

1: Puts the device in Wait mode.

- **MOSCRcen: Main On-Chip RC Oscillator Enable**

0: The main on-chip RC oscillator is disabled.

1: The main on-chip RC oscillator is enabled.

When MOSCRcen is set, the MOSCRCS flag is set once the main on-chip RC oscillator start-up time is achieved.

- **MOSCRCF: Main On-Chip RC Oscillator Frequency Selection**



At startup, the main on-chip RC oscillator frequency is 4 MHz.

Value	Name	Description
0	4_MHz	Fast RC oscillator frequency is at 4 MHz (default)
1	8_MHz	Fast RC oscillator frequency is at 8 MHz
2	12_MHz	Fast RC oscillator frequency is at 12 MHz

Note: MOSCRCF must be changed only if MOSCRCS is set in the PMC\_SR register. Therefore MOSCRCF and MOSRCEN cannot be changed at the same time.

- **MOSCXTST: Main Crystal Oscillator Start-up Time**

Specifies the number of slow clock cycles multiplied by 8 for the main crystal oscillator start-up time.

- **KEY: Write Access Password**

Value	Name	Description
0x37	PASSWD	Writing any other value in this field aborts the write operation. Always reads as 0.

- **MOSCSEL: Main Oscillator Selection**

0: The main on-chip RC oscillator is selected.

1: The main crystal oscillator is selected.

- **CFDEN: Clock Failure Detector Enable**

0: The clock failure detector is disabled.

1: The clock failure detector is enabled.

Note: 1. The slow RC oscillator must be enabled when CFDEN is enabled.

- **XT32KFME: Slow Crystal Oscillator Frequency Monitoring Enable**

0: The 32768 Hz crystal oscillator frequency monitoring is disabled.

1: The 32768 Hz crystal oscillator frequency monitoring is enabled.

## 29.20.9 PMC Clock Generator Main Clock Frequency Register

**Name:** CKGR\_MCFR

**Address:** 0x400E0624

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	CCSS
23	22	21	20	19	18	17	16
–	–	–	RCMEAS	–	–	–	MAINFRDY
15	14	13	12	11	10	9	8
MAINF							
7	6	5	4	3	2	1	0
MAINF							

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **MAINF: Main Clock Frequency**

Gives the number of selected clock cycles within 16 slow clock periods in order to determine the main clock frequency:

$$f_{\text{MCK}} = (\text{MAINF} \times f_{\text{SLCK}}) / 16 \text{ where frequency is in MHz.}$$

- **MAINFRDY: Main Clock Frequency Measure Ready**

0: MAINF value is not valid or the selected oscillator is disabled or a measure has just been started by means of RCMEAS.

1: The selected oscillator has been enabled previously and MAINF value is available.

Note: To ensure that a correct value is read on the MAINF field, the MAINFRDY flag must be read at 1 then another read access must be performed on the register to get a stable value on the MAINF field.

- **RCMEAS: RC Oscillator Frequency Measure (write-only)**

0: No effect.

1: Restarts measurement of the main RC frequency. MAINF will carry the new frequency as soon as a low-to-high transition occurs on the MAINFRDY flag.

The measurement is performed on the main frequency (i.e., not limited to RC oscillator only). If the main clock frequency source is the fast crystal oscillator, the restart of measurement is not required because of the stability of crystal oscillators.

- **CCSS: Counter Clock Source Selection**

0: The clock of the MAINF counter is the RC oscillator.

1: The clock of the MAINF counter is the crystal oscillator.

## 29.20.10 PMC Clock Generator PLLA Register

**Name:** CKGR\_PLLAR

**Address:** 0x400E0628

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	ONE	–	–	MULA		
23	22	21	20	19	18	17	16
MULA							
15	14	13	12	11	10	9	8
–	–	PLLACOUNT					
7	6	5	4	3	2	1	0
DIVA							

Possible limitations on PLLA input frequencies and multiplier factors should be checked before using the PMC.

**Warning:** Bit 29 must always be set to 1 when programming the CKGR\_PLLAR register.

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

### • DIVA: PLLA Front End Divider

Value	Name	Description
0	0	Divider output is 0 and PLLA is disabled.
1	BYPASS	Divider is bypassed (divide by 1) and PLLA is enabled.
2–255	–	Divider output is the selected clock divided by DIVA.

### • PLLACOUNT: PLLA Counter

Specifies the number of slow clock cycles before the LOCKA bit is set in PMC\_SR after CKGR\_PLLAR is written.

### • MULA: PLLA Multiplier

0: The PLLA is deactivated (PLLA also disabled if DIVA = 0).

1 up to 62 = The PLLA Clock frequency is the PLLA input frequency multiplied by MULA + 1.

Unlisted values are forbidden.

### • ONE: Must Be Set to 1

Bit 29 must always be set to 1 when programming the CKGR\_PLLAR register.

## 29.20.11 PMC Master Clock Register

**Name:** PMC\_MCKR

**Address:** 0x400E0630

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	UPLLDIV2	–	–	–	MDIV	
7	6	5	4	3	2	1	0
–	PRES			–	–	CSS	

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

### • CSS: Master Clock Source Selection

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected
3	UPLL_CLK	Divided UPLL Clock is selected

### • PRES: Processor Clock Prescaler

Value	Name	Description
0	CLK_1	Selected clock
1	CLK_2	Selected clock divided by 2
2	CLK_4	Selected clock divided by 4
3	CLK_8	Selected clock divided by 8
4	CLK_16	Selected clock divided by 16
5	CLK_32	Selected clock divided by 32
6	CLK_64	Selected clock divided by 64
7	CLK_3	Selected clock divided by 3

- **MDIV: Master Clock Division**

Value	Name	Description
0	EQ_PCK	Master Clock is Prescaler Output Clock divided by 1.
1	PCK_DIV2	Master Clock is Prescaler Output Clock divided by 2.
2	PCK_DIV4	Master Clock is Prescaler Output Clock divided by 4.
3	PCK_DIV3	Master Clock is Prescaler Output Clock divided by 3.

- **UPLLDIV2: UPLL Divisor by 2**

UPLLDIV2	UPLL Clock Division
0	UPLL clock frequency is divided by 1.
1	UPLL clock frequency is divided by 2.

## 29.20.12 PMC USB Clock Register

**Name:** PMC\_USB

**Address:** 0x400E0638

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	USBDIV			
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	USBS

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **USBS: USB Input Clock Selection**

0: USB clock input is PLLA.

1: USB clock input is UPLL.

- **USBDIV: Divider for USB Clock**

USB clock is input clock divided by USBDIV+1.

### 29.20.13 PMC Programmable Clock Register

**Name:** PMC\_PCKx

**Address:** 0x400E0640

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	PRES				–
7	6	5	4	3	2	1	0	
PRES				–	CSS			–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **CSS: Master Clock Source Selection**

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected
3	UPLL_CLK	Divided UPLL Clock is selected
4	MCK	Master Clock is selected

- **PRES: Programmable Clock Prescaler**

0-255: Selected clock is divided by PRES+1.

## 29.20.14 PMC Interrupt Enable Register

**Name:** PMC\_IER

**Address:** 0x400E0660

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	XT32KERR	–	–	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
–	PCKRDY6	PCKRDY5	PCKRDY4	PCKRDY3	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
–	LOCKU	–	–	MCKRDY	–	LOCKA	MOSCXTS

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **MOSCXTS: Main Crystal Oscillator Status Interrupt Enable**
- **LOCKA: PLLA Lock Interrupt Enable**
- **MCKRDY: Master Clock Ready Interrupt Enable**
- **LOCKU: UTMI PLL Lock Interrupt Enable**
- **PCKRDYx: Programmable Clock Ready x Interrupt Enable**
- **MOSCSELS: Main Oscillator Selection Status Interrupt Enable**
- **MOSCRCS: Main On-Chip RC Status Interrupt Enable**
- **CFDEV: Clock Failure Detector Event Interrupt Enable**
- **XT32KERR: Slow Crystal Oscillator Error Interrupt Enable**



## 29.20.15 PMC Interrupt Disable Register

**Name:** PMC\_IDR

**Address:** 0x400E0664

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	XT32KERR	–	–	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
–	PCKRDY6	PCKRDY5	PCKRDY4	PCKRDY3	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
–	LOCKU	–	–	MCKRDY	–	LOCKA	MOSCXTS

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **MOSCXTS: Main Crystal Oscillator Status Interrupt Disable**
- **LOCKA: PLLA Lock Interrupt Disable**
- **MCKRDY: Master Clock Ready Interrupt Disable**
- **LOCKU: UTMI PLL Lock Interrupt Disable**
- **PCKRDYx: Programmable Clock Ready x Interrupt Disable**
- **MOSCSELS: Main Oscillator Selection Status Interrupt Disable**
- **MOSCRCS: Main On-Chip RC Status Interrupt Disable**
- **CFDEV: Clock Failure Detector Event Interrupt Disable**
- **XT32KERR: Slow Crystal Oscillator Error Interrupt Disable**

## 29.20.16 PMC Status Register

**Name:** PMC\_SR

**Address:** 0x400E0668

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	XT32KERR	FOS	CFDS	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
–	PCKRDY6	PCKRDY5	PCKRDY4	PCKRDY3	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
OSCSELS	LOCKU	–	–	MCKRDY	–	LOCKA	MOSCXTS

- **MOSCXTS: Main Crystal Oscillator Status**

0: Main crystal oscillator is not stabilized.

1: Main crystal oscillator is stabilized.

- **LOCKA: PLLA Lock Status**

0: PLLA is not locked

1: PLLA is locked.

- **MCKRDY: Master Clock Status**

0: Master Clock is not ready.

1: Master Clock is ready.

- **LOCKU: UTMI PLL Lock Status**

0: UTMI PLL is not locked

1: UTMI PLL is locked.

- **OSCSELS: Slow Clock Oscillator Selection**

0: Internal slow clock RC oscillator is selected.

1: External slow clock 32 kHz oscillator is selected.

- **PCKRDYx: Programmable Clock Ready Status**

0: Programmable Clock x is not ready.

1: Programmable Clock x is ready.

- **MOSCSELS: Main Oscillator Selection Status**

0: Selection is in progress.

1: Selection is done.

- **MOSCRCS: Main On-Chip RC Oscillator Status**

0: Main on-chip RC oscillator is not stabilized.

1: Main on-chip RC oscillator is stabilized.

- **CFDEV: Clock Failure Detector Event**

0: No clock failure detection of the fast crystal oscillator clock has occurred since the last read of PMC\_SR.

1: At least one clock failure detection of the fast crystal oscillator clock has occurred since the last read of PMC\_SR.

- **CFDS: Clock Failure Detector Status**

0: A clock failure of the fast crystal oscillator clock is not detected.

1: A clock failure of the fast crystal oscillator clock is detected.

- **FOS: Clock Failure Detector Fault Output Status**

0: The fault output of the clock failure detector is inactive.

1: The fault output of the clock failure detector is active.

- **XT32KERR: Slow Crystal Oscillator Error**

0: The frequency of the slow crystal oscillator is correct (32768 Hz  $\pm$ 1%) or the monitoring is disabled.

1: The frequency of the slow crystal oscillator is incorrect or has been incorrect for an elapsed period of time since the monitoring has been enabled.

## 29.20.17 PMC Interrupt Mask Register

**Name:** PMC\_IMR

**Address:** 0x400E066C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	XT32KERR	–	–	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
–	–	–	–	–	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
–	LOCKU	–	–	MCKRDY	–	LOCKA	MOSCXTS

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **MOSCXTS: Main Crystal Oscillator Status Interrupt Mask**
- **LOCKA: PLLA Lock Interrupt Mask**
- **MCKRDY: Master Clock Ready Interrupt Mask**
- **LOCKU: UTMI PLL Lock Interrupt Mask**
- **PCKRDYx: Programmable Clock Ready x Interrupt Mask**
- **MOSCSELS: Main Oscillator Selection Status Interrupt Mask**
- **MOSCRCS: Main On-Chip RC Status Interrupt Mask**
- **CFDEV: Clock Failure Detector Event Interrupt Mask**
- **XT32KERR: Slow Crystal Oscillator Error Interrupt Mask**

## 29.20.18 PMC Fast Startup Mode Register

**Name:** PMC\_FSMR

**Address:** 0x400E0670

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
FFLPM	FLPM		LPM	–	USBAL	RTCAL	RTTAL
15	14	13	12	11	10	9	8
FSTT15	FSTT14	FSTT13	FSTT12	FSTT11	FSTT10	FSTT9	FSTT8
7	6	5	4	3	2	1	0
FSTT7	FSTT6	FSTT5	FSTT4	FSTT3	FSTT2	FSTT1	FSTT0

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **FSTT0 - FSTT15: Fast Startup Input Enable 0 to 15**

0: The corresponding wake-up input has no effect on the PMC.

1: The corresponding wake-up input enables a fast restart signal to the PMC.

- **RTTAL: RTT Alarm Enable**

0: The RTT alarm has no effect on the PMC.

1: The RTT alarm enables a fast restart signal to the PMC.

- **RTCAL: RTC Alarm Enable**

0: The RTC alarm has no effect on the PMC.

1: The RTC alarm enables a fast restart signal to the PMC.

- **USBAL: USB Alarm Enable**

0: The USB alarm has no effect on the PMC.

1: The USB alarm enables a fast restart signal to the PMC.

- **LPM: Low-power Mode**

0: The WaitForInterrupt (WFI) or the WaitForEvent (WFE) instruction of the processor makes the processor enter Sleep mode.

1: The WaitForEvent (WFE) instruction of the processor makes the system enter Wait mode.

- **FFLPM: Force Flash Low-power Mode**

0: The Flash Low-power mode, defined in the FLPM field, is automatically applied when in Wait mode and released when going back to Active mode.

1: The Flash Low-power mode is user defined by the FLPM field and immediately applied.

- **FLPM: Flash Low-power Mode**

<b>Value</b>	<b>Name</b>	<b>Description</b>
0	FLASH_STANDBY	Flash is in Standby Mode when system enters Wait Mode
1	FLASH_DEEP_POWERDOWN	Flash is in Deep-power-down mode when system enters Wait Mode
2	FLASH_IDLE	Idle mode

## 29.20.19 PMC Fast Startup Polarity Register

**Name:** PMC\_FSPR

**Address:** 0x400E0674

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
FSTP15	FSTP14	FSTP13	FSTP12	FSTP11	FSTP10	FSTP9	FSTP8
7	6	5	4	3	2	1	0
FSTP7	FSTP6	FSTP5	FSTP4	FSTP3	FSTP2	FSTP1	FSTP0

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **FSTPx: Fast Startup Input Polarity x**

Defines the active polarity of the corresponding wake-up input. If the corresponding wake-up input is enabled and at the FSTP level, it enables a fast restart signal.

## 29.20.20 PMC Fault Output Clear Register

**Name:** PMC\_FOCR

**Address:** 0x400E0678

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	FOCLR

- **FOCLR: Fault Output Clear**

Clears the clock failure detector fault output.



## 29.20.21 PMC Write Protection Mode Register

**Name:** PMC\_WPMR

**Address:** 0x400E06E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x504D43 (“PMC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x504D43 (“PMC” in ASCII).

See [Section 29.19 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x504D43	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

## 29.20.22 PMC Write Protection Status Register

**Name:** PMC\_WPSR

**Address:** 0x400E06E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the PMC\_WPSR.

1: A write protection violation has occurred since the last read of the PMC\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 29.20.23 PMC Peripheral Clock Enable Register 1

**Name:** PMC\_PCER1

**Address:** 0x400E0700

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

### • PIDx: Peripheral Clock x Enable

0: No effect.

1: Enables the corresponding peripheral clock.

- Notes:
1. PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).
  2. Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.

## 29.20.24 PMC Peripheral Clock Disable Register 1

**Name:** PMC\_PCDR1

**Address:** 0x400E0704

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **PIDx: Peripheral Clock x Disable**

0: No effect.

1: Disables the corresponding peripheral clock.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

## 29.20.25 PMC Peripheral Clock Status Register 1

**Name:** PMC\_PCSR1

**Address:** 0x400E0708

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

- **PIDx: Peripheral Clock x Status**

0: The corresponding peripheral clock is disabled.

1: The corresponding peripheral clock is enabled.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

## 29.20.26 PMC Peripheral Control Register

**Name:** PMC\_PCR

**Address:** 0x400E070C

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	EN	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	DIV		
15	14	13	12	11	10	9	8	
–	–	–	CMD	–	–	–	–	
7	6	5	4	3	2	1	0	
–	–	PID						–

- **PID: Peripheral ID**

Peripheral ID selection from PID2 to PID63.

PID2 to PID63 refer to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

Not all PIDx can be configured with divided clock.

Only the following PID can be configured with divided clock: CANx, USARTx, UARTx, TWIHSx, SPIx, TCx.

- **CMD: Command**

0: Read mode.

1: Write mode.

- **DIV: Divisor Value**

Value	Name	Description
0	PERIPH_DIV_MCK	Peripheral clock is MCK
1	PERIPH_DIV2_MCK	Peripheral clock is MCK/2
2	PERIPH_DIV4_MCK	Peripheral clock is MCK/4
3	PERIPH_DIV8_MCK	Peripheral clock is MCK/8

DIV must not be changed while a peripheral is in use or when the peripheral clock is enabled.

- **EN: Enable**

0: Selected Peripheral clock is disabled.

1: Selected Peripheral clock is enabled.

## 29.20.27 PMC Oscillator Calibration Register

**Name:** PMC\_OCR

**Address:** 0x400E0710

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
SEL12	CAL12						
15	14	13	12	11	10	9	8
SEL8	CAL8						
7	6	5	4	3	2	1	0
SEL4	CAL4						

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **CAL4: RC Oscillator Calibration bits for 4 MHz**

Calibration bits applied to the RC Oscillator when SEL4 is set.

- **SEL4: Selection of RC Oscillator Calibration bits for 4 MHz**

0: Default value stored in Flash memory.

1: Value written by user in CAL4 field of this register.

- **CAL8: RC Oscillator Calibration bits for 8 MHz**

Calibration bits applied to the RC Oscillator when SEL8 is set.

- **SEL8: Selection of RC Oscillator Calibration bits for 8 MHz**

0: Factory-determined value stored in Flash memory.

1: Value written by user in CAL8 field of this register.

- **CAL12: RC Oscillator Calibration bits for 12 MHz**

Calibration bits applied to the RC Oscillator when SEL12 is set.

- **SEL12: Selection of RC Oscillator Calibration bits for 12 MHz**

0: Factory-determined value stored in Flash memory.

1: Value written by user in CAL12 field of this register.

## 29.20.28 PMC SleepWalking Enable Register 0

**Name:** PMC\_SLPWK\_ER0

**Address:** 0x400E0714

**Access:** Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

### • PIDx: Peripheral x SleepWalking Enable

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PID can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

The clock of the peripheral must be enabled before using its asynchronous partial wake-up (SleepWalking) function (its associated PIDx field in [PMC Peripheral Clock Status Register 0](#) or [PMC Peripheral Clock Status Register 1](#) is set to '1').

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).



## 29.20.29 PMC SleepWalking Enable Register 1

**Name:** PMC\_SLPWK\_ER1

**Address:** 0x400E0734

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

### • PIDx: Peripheral x SleepWalking Enable

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PID can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

The clock of the peripheral must be enabled before using its asynchronous partial wake-up (SleepWalking) function (the associated PIDx field in [PMC Peripheral Clock Status Register 1](#) or [PMC Peripheral Clock Status Register 0](#) is set to '1').

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

### 29.20.30 PMC SleepWalking Disable Register 0

**Name:** PMC\_SLPWK\_DR0

**Address:** 0x400E0718

**Access:** Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **PIDx: Peripheral x SleepWalking Disable**

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is disabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

## 29.20.31 PMC SleepWalking Disable Register 1

**Name:** PMC\_SLPWK\_DR1

**Address:** 0x400E0738

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

This register can only be written if the WPEN bit is cleared in [PMC Write Protection Mode Register](#).

- **PIDx: Peripheral x SleepWalking Disable**

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is disabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

## 29.20.32 PMC SleepWalking Status Register 0

**Name:** PMC\_SLPWK\_SR0

**Address:** 0x400E071C

**Access:** Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

### • PIDx: Peripheral x SleepWalking Status

0: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently disabled or the peripheral enabled for asynchronous partial wake-up (SleepWalking) cleared the PIDx bit upon detection of a wake-up condition.

1: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

### 29.20.33 PMC SleepWalking Status Register 1

**Name:** PMC\_SLPWK\_SR1

**Address:** 0x400E073C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

- **PIDx: Peripheral x SleepWalking Status**

0: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently disabled or the peripheral enabled for asynchronous partial wake-up (SleepWalking) cleared the PIDx bit upon detection of a wake-up condition.

1: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

### 29.20.34 PMC SleepWalking Activity Status Register 0

**Name:** PMC\_SLPWK\_ASR0

**Address:** 0x400E0720

**Access:** Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	–	–	–	–	–	–	–

- **PIDx: Peripheral x Activity Status**

0: The peripheral x is not presently active. The asynchronous partial wake-up (SleepWalking) function can be activated.

1: The peripheral x is presently active. The asynchronous partial wake-up (SleepWalking) function must not be activated.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

All other PIDs are always read at 0.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

### 29.20.35 PMC SleepWalking Activity Status Register 1

**Name:** PMC\_SLPWK\_ASR1

**Address:** 0x400E0740

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	PID60	PID59	PID58	PID57	PID56
23	22	21	20	19	18	17	16
–	–	PID53	PID52	PID51	PID50	PID49	PID48
15	14	13	12	11	10	9	8
PID47	PID46	PID45	PID44	PID43	PID42	PID41	PID40
7	6	5	4	3	2	1	0
PID39	–	PID37	–	PID35	PID34	PID33	PID32

- **PIDx: Peripheral x Activity Status**

0: The peripheral x is not currently active; the asynchronous partial wake-up (SleepWalking) function can be activated.

1: The peripheral x is currently active; the asynchronous partial wake-up (SleepWalking) function must not be activated.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

All other PIDs are always read at 0.

Note: PIDx refers to identifiers as defined in [Section 12.1 "Peripheral Identifiers"](#).

### 29.20.36 PMC SleepWalking Activity In Progress Register

**Name:** PMC\_SLPWK\_AIPR

**Address:** 0x400E0744

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	AIP

- **AIP: Activity In Progress**

0: There is no activity on peripherals. The asynchronous partial wake-up (SleepWalking) function can be activated on one or more peripherals. The device can enter Wait mode.

Only the following PIDs can be configured with asynchronous partial wake-up: UARTx and TWIHSx.

1: One or more peripherals are currently active. The device must not enter Wait mode if the asynchronous partial wake-up is enabled for one of the following PIDs: UARTx and TWIHSx.



## 30. Parallel Input/Output Controller (PIO)

### 30.1 Description

The Parallel Input/Output Controller (PIO) manages up to 32 fully programmable input/output lines. Each I/O line may be dedicated as a general-purpose I/O or be assigned to a function of an embedded peripheral. This ensures effective optimization of the pins of the product.

Each I/O line is associated with a bit number in all of the 32-bit registers of the 32-bit wide user interface.

Each I/O line of the PIO Controller features:

- An input change interrupt enabling level change detection on any I/O line.
- Additional Interrupt modes enabling rising edge, falling edge, low-level or high-level detection on any I/O line.
- A glitch filter providing rejection of glitches lower than one-half of peripheral clock cycle.
- A debouncing filter providing rejection of unwanted pulses from key or push button operations.
- Multi-drive capability similar to an open drain I/O line.
- Control of the pull-up and pull-down of the I/O line.
- Input visibility and output control.

The PIO Controller also features a synchronous output providing up to 32 bits of data output in a single write operation.

An 8-bit parallel capture mode is also available which can be used to interface a CMOS digital image sensor, an ADC, a DSP synchronous port in synchronous mode, etc.

## 30.2 Embedded Characteristics

- Up to 32 Programmable I/O Lines
- Fully Programmable through Set/Clear Registers
- Multiplexing of Four Peripheral Functions per I/O Line
- For each I/O Line (Whether Assigned to a Peripheral or Used as General Purpose I/O)
  - Input Change Interrupt
  - Programmable Glitch Filter
  - Programmable Debouncing Filter
  - Multi-drive Option Enables Driving in Open Drain
  - Programmable Pull-Up on Each I/O Line
  - Pin Data Status Register, Supplies Visibility of the Level on the Pin at Any Time
  - Additional Interrupt Modes on a Programmable Event: Rising Edge, Falling Edge, Low-Level or High-Level
  - Lock of the Configuration by the Connected Peripheral
- Synchronous Output, Provides Set and Clear of Several I/O Lines in a Single Write
- Register Write Protection
- Programmable Schmitt Trigger Inputs
- Programmable I/O Drive
- Integrated Keypad Controller
  - Supports Key Matrix Size from 1x1 up to 8x8
  - Automatic Keypad Matrix Scanning
  - Key Press Interrupt and Key Release Interrupt
  - Detects up to Four Simultaneous Key Presses and Four Simultaneous Key Releases
  - Reports the Coordinates in the Matrix of the Pressed/Released Keys
  - Programmable Debouncing Duration
  - Low Power State when the Keypad is Not Used
- Parallel Capture Mode
  - Can Be Used to Interface a CMOS Digital Image Sensor, an ADC, etc.
  - One Clock, 8-bit Parallel Data and Two Data Enable on I/O Lines
  - Data Can be Sampled Every Other Time (For Chrominance Sampling Only)
  - Supports Connection of One DMA Controller Channel Which Offers Buffer Reception Without Processor Intervention

## 30.3 Block Diagram

Figure 30-1. Block Diagram




Table 30-1. Signal Description

Signal Name	Signal Description	Signal Type
PIODCCLK	Parallel Capture Mode Clock	Input
PIODC[7:0]	Parallel Capture Mode Data	Input
PIODCEN1	Parallel Capture Mode Data Enable 1	Input
PIODCEN2	Parallel Capture Mode Data Enable 2	Input

## 30.4 Product Dependencies

### 30.4.1 Pin Multiplexing

Each pin is configurable, depending on the product, as either a general-purpose I/O line only, or as an I/O line multiplexed with one or two peripheral I/Os. As the multiplexing is hardware defined and thus product-dependent, the hardware designer and programmer must carefully determine the configuration of the PIO Controllers required by their application. When an I/O line is general-purpose only, i.e., not multiplexed with any peripheral I/O, programming of the PIO Controller regarding the assignment to a peripheral has no effect and only the PIO Controller can control how the pin is driven by the product.

### 30.4.2 External Interrupt Lines

When the WKUPx input pins must be used as external interrupt lines, the PIO Controller must be configured to disable the peripheral control on these IOs, and the corresponding IO lines must be set to Input mode.

### 30.4.3 Power Management

The Power Management Controller controls the peripheral clock in order to save power. Writing any of the registers of the user interface does not require the peripheral clock to be enabled. This means that the configuration of the I/O lines does not require the peripheral clock to be enabled.

However, when the clock is disabled, not all of the features of the PIO Controller are available, including glitch filtering and keypad controller. Note that the input change interrupt, the interrupt modes on a programmable event and the read of the pin level require the clock to be validated.

After a hardware reset, the peripheral clock is disabled by default.

The user must configure the Power Management Controller before any access to the input line information.

### 30.4.4 Interrupt Sources

For interrupt handling, the PIO Controllers are considered as user peripherals. This means that the PIO Controller interrupt lines are connected among the interrupt sources. Refer to the PIO Controller peripheral identifier [Table 12-1](#) to identify the interrupt sources dedicated to the PIO Controllers. Using the PIO Controller requires the Interrupt Controller to be programmed first.

The PIO Controller interrupt can be generated only if the peripheral clock is enabled.


**Table 30-2. Peripheral IDs**

Instance	ID
PIOA	10
PIOB	11
PIOC	12
PIOD	16
PIOE	17

## 30.5 Functional Description

The PIO Controller features up to 32 fully-programmable I/O lines. Most of the control logic associated to each I/O is represented in [Figure 30-2](#). In this description each signal shown represents one of up to 32 possible indexes.

**Figure 30-2. I/O Line Control Logic**



### 30.5.1 Pull-up and Pull-down Resistor Control

Each I/O line is designed with an embedded pull-up resistor and an embedded pull-down resistor. The pull-up resistor can be enabled or disabled by writing to the Pull-up Enable Register (PIO\_PUER) or Pull-up Disable Register (PIO\_PUDR), respectively. Writing to these registers results in setting or clearing the corresponding bit in the Pull-up Status Register (PIO\_PUSR). Reading a one in PIO\_PUSR means the pull-up is disabled and reading a zero means the pull-up is enabled. The pull-down resistor can be enabled or disabled by writing the Pull-down Enable Register (PIO\_PPDER) or the Pull-down Disable Register (PIO\_PPDDR), respectively. Writing in these

registers results in setting or clearing the corresponding bit in the Pull-down Status Register (PIO\_PPDSR). Reading a one in PIO\_PPDSR means the pull-up is disabled and reading a zero means the pull-down is enabled.

Enabling the pull-down resistor while the pull-up resistor is still enabled is not possible. In this case, the write of PIO\_PPDER for the relevant I/O line is discarded. Likewise, enabling the pull-up resistor while the pull-down resistor is still enabled is not possible. In this case, the write of PIO\_PUER for the relevant I/O line is discarded.

Control of the pull-up resistor is possible regardless of the configuration of the I/O line.

After reset, depending on the I/O, pull-up or pull-down can be set.

### 30.5.2 I/O Line or Peripheral Function Selection

When a pin is multiplexed with one or two peripheral functions, the selection is controlled with the Enable Register (PIO\_PER) and the Disable Register (PIO\_PDR). The Status Register (PIO\_PSR) is the result of the set and clear registers and indicates whether the pin is controlled by the corresponding peripheral or by the PIO Controller. A value of zero indicates that the pin is controlled by the corresponding on-chip peripheral selected in the ABCD Select registers (PIO\_ABCDSR1 and PIO\_ABCDSR2). A value of one indicates the pin is controlled by the PIO Controller.

If a pin is used as a general-purpose I/O line (not multiplexed with an on-chip peripheral), PIO\_PER and PIO\_PDR have no effect and PIO\_PSR returns a one for the corresponding bit.

After reset, the I/O lines are controlled by the PIO Controller, i.e., PIO\_PSR resets at one. However, in some events, it is important that PIO lines are controlled by the peripheral (as in the case of memory chip select lines that must be driven inactive after reset, or for address lines that must be driven low for booting out of an external memory). Thus, the reset value of PIO\_PSR is defined at the product level and depends on the multiplexing of the device.

### 30.5.3 Peripheral A or B or C or D Selection

The PIO Controller provides multiplexing of up to four peripheral functions on a single pin. The selection is performed by writing PIO\_ABCDSR1 and PIO\_ABCDSR2.

For each pin:

- The corresponding bit at level zero in PIO\_ABCDSR1 and the corresponding bit at level zero in PIO\_ABCDSR2 means peripheral A is selected.
- The corresponding bit at level one in PIO\_ABCDSR1 and the corresponding bit at level zero in PIO\_ABCDSR2 means peripheral B is selected.
- The corresponding bit at level zero in PIO\_ABCDSR1 and the corresponding bit at level one in PIO\_ABCDSR2 means peripheral C is selected.
- The corresponding bit at level one in PIO\_ABCDSR1 and the corresponding bit at level one in PIO\_ABCDSR2 means peripheral D is selected.

Note that multiplexing of peripheral lines A, B, C and D only affects the output line. The peripheral input lines are always connected to the pin input (see [Figure 30-2](#)).

Writing in PIO\_ABCDSR1 and PIO\_ABCDSR2 manages the multiplexing regardless of the configuration of the pin. However, assignment of a pin to a peripheral function requires a write in PIO\_ABCDSR1 and PIO\_ABCDSR2 in addition to a write in PIO\_PDR.

After reset, PIO\_ABCDSR1 and PIO\_ABCDSR2 are zero, thus indicating that all the PIO lines are configured on peripheral A. However, peripheral A generally does not drive the pin as the PIO Controller resets in I/O line mode.

If the software selects a peripheral A, B, C or D which does not exist for a pin, no alternate functions are enabled for this pin and the selection is taken into account. The PIO Controller does not carry out checks to prevent selection of a peripheral which does not exist.

### 30.5.4 Output Control

When the I/O line is assigned to a peripheral function, i.e., the corresponding bit in PIO\_PSR is at zero, the drive of the I/O line is controlled by the peripheral. Peripheral A or B or C or D depending on the value in PIO\_ABCDSR1 and PIO\_ABCDSR2 determines whether the pin is driven or not.

When the I/O line is controlled by the PIO Controller, the pin can be configured to be driven. This is done by writing the Output Enable Register (PIO\_OER) and Output Disable Register (PIO\_ODR). The results of these write operations are detected in the Output Status Register (PIO\_OSR). When a bit in this register is at zero, the corresponding I/O line is used as an input only. When the bit is at one, the corresponding I/O line is driven by the PIO Controller.

The level driven on an I/O line can be determined by writing in the Set Output Data Register (PIO\_SODR) and the Clear Output Data Register (PIO\_CODR). These write operations, respectively, set and clear the Output Data Status Register (PIO\_ODSR), which represents the data driven on the I/O lines. Writing in PIO\_OER and PIO\_ODR manages PIO\_OSR whether the pin is configured to be controlled by the PIO Controller or assigned to a peripheral function. This enables configuration of the I/O line prior to setting it to be managed by the PIO Controller.

Similarly, writing in PIO\_SODR and PIO\_CODR affects PIO\_ODSR. This is important as it defines the first level driven on the I/O line.

### 30.5.5 Synchronous Data Output

Clearing one or more PIO line(s) and setting another one or more PIO line(s) synchronously cannot be done by using PIO\_SODR and PIO\_CODR. It requires two successive write operations into two different registers. To overcome this, the PIO Controller offers a direct control of PIO outputs by single write access to PIO\_ODSR. Only bits unmasked by the Output Write Status Register (PIO\_OWSR) are written. The mask bits in PIO\_OWSR are set by writing to the Output Write Enable Register (PIO\_OWER) and cleared by writing to the Output Write Disable Register (PIO\_OWDR).

After reset, the synchronous data output is disabled on all the I/O lines as PIO\_OWSR resets at 0x0.

### 30.5.6 Multi-Drive Control (Open Drain)

Each I/O can be independently programmed in open drain by using the multi-drive feature. This feature permits several drivers to be connected on the I/O line which is driven low only by each device. An external pull-up resistor (or enabling of the internal one) is generally required to guarantee a high level on the line.


The multi-drive feature is controlled by the Multi-driver Enable Register (PIO\_MDER) and the Multi-driver Disable Register (PIO\_MDDR). The multi-drive can be selected whether the I/O line is controlled by the PIO Controller or assigned to a peripheral function. The Multi-driver Status Register (PIO\_MDSR) indicates the pins that are configured to support external drivers.

After reset, the multi-drive feature is disabled on all pins, i.e., PIO\_MDSR resets at value 0x0.

### 30.5.7 Output Line Timings

Figure 30-3 shows how the outputs are driven either by writing PIO\_SODR or PIO\_CODR, or by directly writing PIO\_ODSR. This last case is valid only if the corresponding bit in PIO\_OWSR is set. Figure 30-3 also shows when the feedback in the Pin Data Status Register (PIO\_PDSR) is available.

**Figure 30-3. Output Line Timings**



### 30.5.8 Inputs

The level on each I/O line can be read through PIO\_PDSR. This register indicates the level of the I/O lines regardless of their configuration, whether uniquely as an input, or driven by the PIO Controller, or driven by a peripheral.

Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO\_PDSR reads the levels present on the I/O line at the time the clock was disabled.

### 30.5.9 Input Glitch and Debouncing Filters

Optional input glitch and debouncing filters are independently programmable on each I/O line.

The glitch filter can filter a glitch with a duration of less than 1/2 peripheral clock and the debouncing filter can filter a pulse of less than 1/2 period of a programmable divided slow clock.

The selection between glitch filtering or debounce filtering is done by writing in the PIO Input Filter Slow Clock Disable Register (PIO\_IFSCDR) and the PIO Input Filter Slow Clock Enable Register (PIO\_IFSCER). Writing PIO\_IFSCDR and PIO\_IFSCER, respectively, sets and clears bits in the Input Filter Slow Clock Status Register (PIO\_IFSCSR).

The current selection status can be checked by reading the PIO\_IFSCSR.

- If PIO\_IFSCSR[j] = 0: The glitch filter can filter a glitch with a duration of less than 1/2 master clock period.
- If PIO\_IFSCSR[j] = 1: The debouncing filter can filter a pulse with a duration of less than 1/2 programmable divided slow clock period.

For the debouncing filter, the period of the divided slow clock is defined by writing in the DIV field of the Slow Clock Divider Debouncing Register (PIO\_SCDR):

$$t_{\text{div\_slck}} = ((\text{DIV} + 1) \times 2) \times t_{\text{slck}}$$

When the glitch or debouncing filter is enabled, a glitch or pulse with a duration of less than 1/2 selected clock cycle (selected clock represents peripheral clock or divided slow clock depending on PIO\_IFSCDR and PIO\_IFSCER programming) is automatically rejected, while a pulse with a duration of one selected clock (peripheral clock or divided slow clock) cycle or more is accepted. For pulse durations between 1/2 selected clock cycle and one selected clock cycle, the pulse may or may not be taken into account, depending on the precise timing of its occurrence. Thus for a pulse to be visible, it must exceed one selected clock cycle, whereas for a glitch to be reliably filtered out, its duration must not exceed 1/2 selected clock cycle.


The filters also introduce some latencies, illustrated in [Figure 30-4](#) and [Figure 30-5](#).




The glitch filters are controlled by the Input Filter Enable Register (PIO\_IFER), the Input Filter Disable Register (PIO\_IFDR) and the Input Filter Status Register (PIO\_IFSR). Writing PIO\_IFER and PIO\_IFDR respectively sets and clears bits in PIO\_IFSR. This last register enables the glitch filter on the I/O lines.

When the glitch and/or debouncing filter is enabled, it does not modify the behavior of the inputs on the peripherals. It acts only on the value read in PIO\_PDSR and on the input change interrupt detection. The glitch and debouncing filters require that the peripheral clock is enabled.

**Figure 30-4. Input Glitch Filter Timing**



**Figure 30-5. Input Debouncing Filter Timing**



### 30.5.10 Input Edge/Level Interrupt

The PIO Controller can be programmed to generate an interrupt when it detects an edge or a level on an I/O line. The Input Edge/Level interrupt is controlled by writing the Interrupt Enable Register (PIO\_IER) and the Interrupt Disable Register (PIO\_IDR), which enable and disable the input change interrupt respectively by setting and clearing the corresponding bit in the Interrupt Mask Register (PIO\_IMR). As input change detection is possible only by comparing two successive samplings of the input of the I/O line, the peripheral clock must be enabled. The Input Change interrupt is available regardless of the configuration of the I/O line, i.e., configured as an input only, controlled by the PIO Controller or assigned to a peripheral function.

By default, the interrupt can be generated at any time an edge is detected on the input.

Some additional interrupt modes can be enabled/disabled by writing in the Additional Interrupt Modes Enable Register (PIO\_AIMER) and Additional Interrupt Modes Disable Register (PIO\_AIMDR). The current state of this selection can be read through the Additional Interrupt Modes Mask Register (PIO\_AIMMR).

These additional modes are:

- Rising edge detection
- Falling edge detection
- Low-level detection
- High-level detection


In order to select an additional interrupt mode:

- The type of event detection (edge or level) must be selected by writing in the Edge Select Register (PIO\_ESR) and Level Select Register (PIO\_LSR) which select, respectively, the edge and level detection. The current status of this selection is accessible through the Edge/Level Status Register (PIO\_ELSR).
- The polarity of the event detection (rising/falling edge or high/low-level) must be selected by writing in the Falling Edge/Low-Level Select Register (PIO\_FELLSR) and Rising Edge/High-Level Select Register (PIO\_REHLSR) which allow to select falling or rising edge (if edge is selected in PIO\_ELSR) edge or high- or low-level detection (if level is selected in PIO\_ELSR). The current status of this selection is accessible through the Fall/Rise - Low/High Status Register (PIO\_FRLHSR).

When an input edge or level is detected on an I/O line, the corresponding bit in the Interrupt Status Register (PIO\_ISR) is set. If the corresponding bit in PIO\_IMR is set, the PIO Controller interrupt line is asserted. The interrupt signals of the 32 channels are ORed-wired together to generate a single interrupt signal to the interrupt controller.

When the software reads PIO\_ISR, all the interrupts are automatically cleared. This signifies that all the interrupts that are pending when PIO\_ISR is read must be handled. When an Interrupt is enabled on a “level”, the interrupt is generated as long as the interrupt source is not cleared, even if some read accesses in PIO\_ISR are performed.

**Figure 30-6. Event Detector on Input Lines (Figure Represents Line 0)**



Example of interrupt generation on following lines:


- Rising edge on PIO line 0
- Falling edge on PIO line 1
- Rising edge on PIO line 2
- Low-level on PIO line 3
- High-level on PIO line 4
- High-level on PIO line 5
- Falling edge on PIO line 6
- Rising edge on PIO line 7
- Any edge on the other lines

Table 30-3 provides the required configuration for this example.

**Table 30-3. Configuration for Example Interrupt Generation**

Configuration	Description
Interrupt Mode	All the interrupt sources are enabled by writing 32'hFFFF_FFFF in PIO_IER. Then the additional interrupt mode is enabled for lines 0 to 7 by writing 32'h0000_00FF in PIO_AIMER.
Edge or Level Detection	Lines 3, 4 and 5 are configured in level detection by writing 32'h0000_0038 in PIO_LSR. The other lines are configured in edge detection by default, if they have not been previously configured. Otherwise, lines 0, 1, 2, 6 and 7 must be configured in edge detection by writing 32'h0000_00C7 in PIO_ESR.
Falling/Rising Edge or Low/High-Level Detection	Lines 0, 2, 4, 5 and 7 are configured in rising edge or high-level detection by writing 32'h0000_00B5 in PIO_REHLSR. The other lines are configured in falling edge or low-level detection by default if they have not been previously configured. Otherwise, lines 1, 3 and 6 must be configured in falling edge/low-level detection by writing 32'h0000_004A in PIO_FELLSR.

**Figure 30-7. Input Change Interrupt Timings When No Additional Interrupt Modes**



### 30.5.11 I/O Lines Lock

When an I/O line is controlled by a peripheral (particularly the Pulse Width Modulation Controller PWM), it can become locked by the action of this peripheral via an input of the PIO Controller. When an I/O line is locked, the write of the corresponding bit in PIO\_PER, PIO\_PDR, PIO\_MDER, PIO\_MDDR, PIO\_PUDR, PIO\_PUER, PIO\_ABCDSR1 and PIO\_ABCDSR2 is discarded in order to lock its configuration. The user can know at anytime which I/O line is locked by reading the PIO Lock Status Register (PIO\_LOCKSR). Once an I/O line is locked, the only way to unlock it is to apply a hardware reset to the PIO Controller.

### 30.5.12 Programmable I/O Drive

It is possible to configure the I/O drive for pads PA0–PA31, PB0–PB9, PB12–PB13, PC0–PC31, PD0–PD31 and PE0–PE5. Refer to [Section 54. “Electrical Characteristics”](#).

### 30.5.13 Programmable Schmitt Trigger

It is possible to configure each input for the Schmitt trigger. By default the Schmitt trigger is active. Disabling the Schmitt trigger is requested when using the QTouch<sup>®</sup> Library.

### 30.5.14 Keypad Controller

#### 30.5.14.1 Overview

The PIO Controller integrates a Keypad Controller to scan a keypad matrix with minimum intervention of the CPU. Keypad matrixes are usually found in both consumer and industrial applications for numeric data entry. They are a set of switches that are connected to rows and columns. If a key is pressed, the corresponding row is electrically connected to the corresponding column.

The Keypad Controller supports keypad matrix sizes from 1x1 up to 8x8 and can detect and debounce up to four simultaneous key presses and four simultaneous key releases. The Keypad Controller generates an interrupt (which can be masked) when a key is pressed and when a key is released. It reports the pressed/released keys by a row index and a column index representing the coordinates of the key in the keypad matrix.

#### 30.5.14.2 Functional Description


The Keypad Controller is enabled by the KCE bit in the Keypad Controller Enable Register (PIO\_KER). Because a part of the Keypad Controller is clocked by the peripheral clock, this clock must not be turned on while the Keypad Controller is enabled. See [Section 30.4.3 “Power Management”](#).

The user can choose how many PIO lines are connected to the keypad matrix rows and how many PIO lines are connected to the keypad matrix columns by the Keypad Controller Row Column Register (PIO\_KRCR). The PIO lines that can be connected to the keypad matrix rows are the PIO lines with an index from 0 up to 7. The PIO lines that can be connected to the keypad matrix columns are the PIO lines with an index from 8 up to 15. The rows and

the columns must be connected consecutively to the PIO lines starting from PIO line 0 for the rows and starting from PIO line 8 for the columns, e.g. if the keypad matrix has only 4 rows, they can be connected to PIO lines from 0 to 3 only, and not to PIO lines from 4 to 7.

As soon as the Keypad Controller is enabled, pins declared as connected to the keypad matrix rows are automatically configured as outputs in open-drain, and pins declared as connected to the keypad matrix columns are automatically configured as inputs with pull-up resistors as shown in [Figure 30-8](#).

**Figure 30-8. Keypad Matrix Connection with PIO Controller**



The initial state of the Keypad Controller is the idle state which is a low-power state. It stays in this state while the keypad is not used (no pressed key). All internal clocks are stopped in order to optimize power consumption. The rows are all driven low and the Keypad Controller waits for a lower level on any column, indicating that at least one key has been pressed.

When a key press is detected, the Keypad Controller enters the scan state and begins to scan the keypad matrix to determine which keys have been pressed. The scan is done by driving low one row at a time and reading the corresponding levels of the columns, which represent the state of the keypad matrix. The scan is completed when all rows have been driven low. [Figure 30-9](#), [Figure 30-10](#), [Figure 30-11](#) and [Figure 30-12](#) illustrate the scan of the 4x4 keypad matrix and the detection of the pressed keys “0” and “5”.


The column input is debounced by taking into account the state of the keypad matrix, only after several identical keypad matrix scan. The required number of identical keypad matrix scans is configured by the field DBC in the Keypad Controller Debouncing Register (PIO\_KDR) and must be configured depending on the mechanical characteristics of the keys. The scan continues until no further key is pressed. In this case the Keypad Controller returns in the idle state.

When new key presses are detected after the scan and the debouncing period, the KPRE flag is set in the Keypad Controller Status Register (PIO\_KSR). The field NBKPRE in this register indicates the number of simultaneous key


presses that have been detected. The Keypad Controller can detect up to four simultaneous key presses. The pressed keys are reported in the Keypad Controller Press Register (PIO\_KKPR).

Likewise, when new key releases are detected after the scan and the debouncing period, the KREL flag is set in PIO\_KSR. The NBKREL field in this register indicates the number of simultaneous key releases that have been detected. The Keypad Controller can detect up to four simultaneous key releases. The released keys are reported in the Keypad Controller Release Register (PIO\_KKRR).


**Figure 30-9. Scanning of the First Row; Detection of a Press of Key “0”**




**Figure 30-10. Scanning of the Second Row; Detection of a Press of Key “5”**



**Figure 30-11. Scanning of the Third Row; No Key Press Detection**



**Figure 30-12. Scanning of the Fourth Row; No Key Press Detection**



### 30.5.14.3 Interrupt Generation

The KPRES and KREL flags can be interrupt sources if their corresponding interrupt mask is disabled. Their interrupt masks are enabled by using the Keypad Controller Interrupt Disable Register (PIO\_KIDR) and their interrupt masks are disabled by using the Keypad Controller Interrupt Enable Register (PIO\_KIER). The status of their interrupt masks is given by the Keypad Controller Interrupt Mask Register (PIO\_KIMR).

### 30.5.14.4 Programming the Keypad Controller Debouncing Register

The debouncing time is configured by the DBC field in PIO\_KDR and must be tuned dependent on the mechanical characteristics of the keys. Examples of calculation of DBC for a debouncing time of 20 ms are given below:

- Case 1: Keypad Matrix 1x1
  - 1 Row
  - Scan duration =  $(1/32768 \text{ Hz}) \times 2 \times 1 \text{ Row} = 61.04 \mu\text{s}$
  - DBC = Debouncing Time/Scan duration =  $20 \text{ ms}/61.04 \mu\text{s} = 328 = 0x148$
- Case 2: Keypad Matrix 4x4
  - 4 Rows
  - Scan duration =  $(1/32768 \text{ Hz}) \times 2 \times 4 \text{ Rows} = 244.14 \mu\text{s}$
  - DBC = Debouncing Time/Scan duration =  $20 \text{ ms}/244.14 \mu\text{s} = 82 = 0x052$
- Case 3: Keypad Matrix 8x8
  - 8 Rows
  - Scan duration =  $(1/32768 \text{ Hz}) \times 2 \times 8 \text{ Rows} = 488.28 \mu\text{s}$
  - DBC = Debouncing Time/Scan duration =  $20 \text{ ms}/488.28 \mu\text{s} = 41 = 0x029$




### 30.5.14.5 Ghost Key Issue

When three keys or more are pressed at the same time, the “ghost key” phenomenon may occur. This leads to the wrong detection of a pressed key that is not pressed in reality. The problem appears when an electrical path is created between a row toward a column.

Figure 30-13 illustrates this problem. Only keys “0”, “1” and “5” are pressed and yet during the scan of the row[1], a press of the key “4” is detected. This detection is due to the creation of an electrical path between the row[0] toward the column[1].

This “ghost key” issue can be solved by using a keypad matrix implementing diodes at each key location, blocking electrical paths from rows toward columns.

Figure 30-13. “Ghost Key” Phenomenon



## 30.5.15 Parallel Capture Mode


### 30.5.15.1 Overview

The PIO Controller integrates an interface able to read data from a CMOS digital image sensor, a high-speed parallel ADC, a DSP synchronous port in synchronous mode, etc. For better understanding and to ease reading, the following description uses an example with a CMOS digital image sensor.

### 30.5.15.2 Functional Description

The CMOS digital image sensor provides a sensor clock, an 8-bit data synchronous with the sensor clock and two data enables which are also synchronous with the sensor clock.

**Figure 30-14. PIO Controller Connection with CMOS Digital Image Sensor**



As soon as the parallel capture mode is enabled by writing a one to the PCEN bit in PIO\_PCMR, the I/O lines connected to the sensor clock (PIODCCLK), the sensor data (PIODC[7:0]) and the sensor data enable signals (PIODCEN1 and PIODCEN2) are configured automatically as inputs. To know which I/O lines are associated with the sensor clock, the sensor data and the sensor data enable signals, refer to [Section 4. "Package and Pinout"](#).

Once enabled, the parallel capture mode samples the data at rising edge of the sensor clock and resynchronizes it with the peripheral clock domain.

The size of the data which can be read in PIO\_PCRHR can be programmed using the DSIZE field in PIO\_PCMR. If this data size is larger than 8 bits, then the parallel capture mode samples several sensor data to form a concatenated data of size defined by DSIZE. Then this data is stored in PIO\_PCRHR and the flag DRDY is set to one in PIO\_PCISR.

The parallel capture mode can be associated with a reception channel of the DMA Controller. This performs reception transfer from parallel capture mode to a memory buffer without any intervention from the CPU.


The parallel capture mode can take into account the sensor data enable signals or not. If the bit ALWAYS is set to zero in PIO\_PCMR, the parallel capture mode samples the sensor data at the rising edge of the sensor clock only if both data enable signals are active (at one). If the bit ALWAYS is set to one, the parallel capture mode samples the sensor data at the rising edge of the sensor clock whichever the data enable signals are.

The parallel capture mode can sample the sensor data only one time out of two. This is particularly useful when the user wants only to sample the luminance Y of a CMOS digital image sensor which outputs a YUV422 data stream. If the HALFS bit is set to zero in PIO\_PCMR, the parallel capture mode samples the sensor data in the conditions described above. If the HALFS bit is set to one in PIO\_PCMR, the parallel capture mode samples the sensor data in the conditions described above, but only one time out of two. Depending on the FRSTS bit in PIO\_PCMR, the sensor can either sample the even or odd sensor data. If sensor data are numbered in the order that they are received with an index from zero to n, if FRSTS equals zero then only data with an even index are sampled. If FRSTS equals one, then only data with an odd index are sampled. If data is ready in PIO\_PCRHR and


it is not read before a new data is stored in PIO\_PCRHR, then an overrun error occurs. The previous data is lost and the OVRE flag in PIO\_PCISR is set to one. This flag is automatically reset when PIO\_PCISR is read (reset after read).

The flags DRDY and OVRE can be a source of the PIO interrupt.


**Figure 30-15. Parallel Capture Mode Waveforms (DSIZE = 2, ALWAYS = 0, HALFS = 0)**




**Figure 30-16. Parallel Capture Mode Waveforms (DSIZE = 2, ALWAYS = 1, HALFS = 0)**



**Figure 30-17. Parallel Capture Mode Waveforms (DSIZE = 2, ALWAYS = 0, HALFS = 1, FRSTS = 0)**



**Figure 30-18. Parallel Capture Mode Waveforms (DSIZE = 2, ALWAYS = 0, HALFS = 1, FRSTS = 1)**



### 30.5.15.3 Restrictions

- Configuration fields DSIZE, ALWAYS, HALFS and FRSTS in PIO\_PCMR can be changed **ONLY** if the parallel capture mode is disabled at this time (PCEN = 0 in PIO\_PCMR).
- The frequency of peripheral clock must be strictly superior to two times the frequency of the clock of the device which generates the parallel data.

### 30.5.15.4 Programming Sequence

#### *Without DMA*

1. Write PIO\_PCIDR and PIO\_PCIER in order to configure the parallel capture mode interrupt mask.
2. Write PIO\_PCMR to set the fields DSIZE, ALWAYS, HALFS and FRSTS in order to configure the parallel capture mode **WITHOUT** enabling the parallel capture mode.
3. Write PIO\_PCMR to set the PCEN bit to one in order to enable the parallel capture mode **WITHOUT** changing the previous configuration.
4. Wait for a data ready by polling the DRDY flag in PIO\_PCISR or by waiting for the corresponding interrupt.
5. Check OVRE flag in PIO\_PCISR.
6. Read the data in PIO\_PCRHR.
7. If new data are expected, go to step 4.
8. Write PIO\_PCMR to set the PCEN bit to zero in order to disable the parallel capture mode **WITHOUT** changing the previous configuration.

#### *With DMA*

1. Write PIO\_PCIDR and PIO\_PCIER in order to configure the parallel capture mode interrupt mask.
2. Configure DMA transfer in DMA registers.
3. Write PIO\_PCMR to set the fields DSIZE, ALWAYS, HALFS and FRSTS in order to configure the parallel capture mode **WITHOUT** enabling the parallel capture mode.
4. Write PIO\_PCMR to set PCEN bit to one in order to enable the parallel capture mode **WITHOUT** changing the previous configuration.
5. Wait for the DMA status flag to indicate that the buffer transfer is complete.
6. Check OVRE flag in PIO\_PCISR.
7. If a new buffer transfer is expected, go to step 5.
8. Write PIO\_PCMR to set the PCEN bit to zero in order to disable the parallel capture mode **WITHOUT** changing the previous configuration.

### 30.5.16 I/O Lines Programming Example

The programming example shown in [Table 30-4](#) is used to obtain the following configuration:

- 4-bit output port on I/O lines 0 to 3 (should be written in a single write operation), open-drain, with pull-up resistor
- Four output signals on I/O lines 4 to 7 (to drive LEDs for example), driven high and low, no pull-up resistor, no pull-down resistor
- Four input signals on I/O lines 8 to 11 (to read push-button states for example), with pull-up resistors, glitch filters and input change interrupts
- Four input signals on I/O line 12 to 15 to read an external device status (polled, thus no input change interrupt), no pull-up resistor, no glitch filter
- I/O lines 16 to 19 assigned to peripheral A functions with pull-up resistor
- I/O lines 20 to 23 assigned to peripheral B functions with pull-down resistor
- I/O lines 24 to 27 assigned to peripheral C with input change interrupt, no pull-up resistor and no pull-down resistor
- I/O lines 28 to 31 assigned to peripheral D, no pull-up resistor and no pull-down resistor

**Table 30-4. Programming Example**

Register	Value to be Written
PIO_PER	0x0000_FFFF
PIO_PDR	0xFFFF_0000
PIO_OER	0x0000_00FF
PIO_ODR	0xFFFF_FF00
PIO_IFER	0x0000_0F00
PIO_IFDR	0xFFFF_F0FF
PIO_SODR	0x0000_0000
PIO_CODR	0x0FFF_FFFF
PIO_IER	0x0F00_0F00
PIO_IDR	0xF0FF_F0FF
PIO_MDER	0x0000_000F
PIO_MDDR	0xFFFF_FFF0
PIO_PUDR	0xFFFF0_00F0
PIO_PUER	0x000F_FF0F
PIO_PPDDR	0xFF0F_FFFF
PIO_PPDER	0x00F0_0000
PIO_ABCDSR1	0xF0F0_0000
PIO_ABCDSR2	0xFF00_0000
PIO_OWER	0x0000_000F
PIO_OWDR	0x0FFF_FFF0

### 30.5.17 Register Write Protection

To prevent any single software error from corrupting PIO behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [PIO Write Protection Mode Register](#) (PIO\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [PIO Write Protection Status Register](#) (PIO\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PIO\_WPSR.

The following registers can be write-protected:

- [PIO Enable Register](#)
- [PIO Disable Register](#)
- [PIO Output Enable Register](#)
- [PIO Output Disable Register](#)
- [PIO Input Filter Enable Register](#)
- [PIO Input Filter Disable Register](#)
- [PIO Multi-driver Enable Register](#)
- [PIO Multi-driver Disable Register](#)
- [PIO Pull-Up Disable Register](#)
- [PIO Pull-Up Enable Register](#)
- [PIO Peripheral ABCD Select Register 1](#)
- [PIO Peripheral ABCD Select Register 2](#)
- [PIO Output Write Enable Register](#)
- [PIO Output Write Disable Register](#)
- [PIO Pad Pull-Down Disable Register](#)
- [PIO Pad Pull-Down Enable Register](#)
- [PIO Keypad Controller Enable Register](#)
- [PIO Parallel Capture Mode Register](#)

## 30.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO\_PSR returns one systematically.

**Table 30-5. Register Mapping**

Offset	Register	Name	Access	Reset
0x0000	PIO Enable Register	PIO_PER	Write-only	–
0x0004	PIO Disable Register	PIO_PDR	Write-only	–
0x0008	PIO Status Register	PIO_PSR	Read-only	(1)
0x000C	Reserved	–	–	–
0x0010	Output Enable Register	PIO_OER	Write-only	–
0x0014	Output Disable Register	PIO_ODR	Write-only	–
0x0018	Output Status Register	PIO_OSR	Read-only	0x00000000
0x001C	Reserved	–	–	–
0x0020	Glitch Input Filter Enable Register	PIO_IFER	Write-only	–
0x0024	Glitch Input Filter Disable Register	PIO_IFDR	Write-only	–
0x0028	Glitch Input Filter Status Register	PIO_IFSR	Read-only	0x00000000
0x002C	Reserved	–	–	–
0x0030	Set Output Data Register	PIO_SODR	Write-only	–
0x0034	Clear Output Data Register	PIO_CODR	Write-only	–
0x0038	Output Data Status Register	PIO_ODSR	Read-only or <sup>(2)</sup> Read/Write	–
0x003C	Pin Data Status Register	PIO_PDSR	Read-only	(3)
0x0040	Interrupt Enable Register	PIO_IER	Write-only	–
0x0044	Interrupt Disable Register	PIO_IDR	Write-only	–
0x0048	Interrupt Mask Register	PIO_IMR	Read-only	0x00000000
0x004C	Interrupt Status Register <sup>(4)</sup>	PIO_ISR	Read-only	0x00000000
0x0050	Multi-driver Enable Register	PIO_MDER	Write-only	–
0x0054	Multi-driver Disable Register	PIO_MDDR	Write-only	–
0x0058	Multi-driver Status Register	PIO_MDSR	Read-only	0x00000000
0x005C	Reserved	–	–	–
0x0060	Pull-up Disable Register	PIO_PUDR	Write-only	–
0x0064	Pull-up Enable Register	PIO_PUER	Write-only	–
0x0068	Pad Pull-up Status Register	PIO_PUSR	Read-only	(1)
0x006C	Reserved	–	–	–



**Table 30-5. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x0070	Peripheral Select Register 1	PIO_ABCDSR1	Read/Write	0x00000000
0x0074	Peripheral Select Register 2	PIO_ABCDSR2	Read/Write	0x00000000
0x0078–0x007C	Reserved	–	–	–
0x0080	Input Filter Slow Clock Disable Register	PIO_IFSCDR	Write-only	–
0x0084	Input Filter Slow Clock Enable Register	PIO_IFSCER	Write-only	–
0x0088	Input Filter Slow Clock Status Register	PIO_IFSCSR	Read-only	0x00000000
0x008C	Slow Clock Divider Debouncing Register	PIO_SCDR	Read/Write	0x00000000
0x0090	Pad Pull-down Disable Register	PIO_PPDDR	Write-only	–
0x0094	Pad Pull-down Enable Register	PIO_PPDER	Write-only	–
0x0098	Pad Pull-down Status Register	PIO_PPDSR	Read-only	(1)
0x009C	Reserved	–	–	–
0x00A0	Output Write Enable	PIO_OWER	Write-only	–
0x00A4	Output Write Disable	PIO_OWDR	Write-only	–
0x00A8	Output Write Status Register	PIO_OWSR	Read-only	0x00000000
0x00AC	Reserved	–	–	–
0x00B0	Additional Interrupt Modes Enable Register	PIO_AIMER	Write-only	–
0x00B4	Additional Interrupt Modes Disable Register	PIO_AIMDR	Write-only	–
0x00B8	Additional Interrupt Modes Mask Register	PIO_AIMMR	Read-only	0x00000000
0x00BC	Reserved	–	–	–
0x00C0	Edge Select Register	PIO_ESR	Write-only	–
0x00C4	Level Select Register	PIO_LSR	Write-only	–
0x00C8	Edge/Level Status Register	PIO_ELSR	Read-only	0x00000000
0x00CC	Reserved	–	–	–
0x00D0	Falling Edge/Low-Level Select Register	PIO_FELLSR	Write-only	–
0x00D4	Rising Edge/High-Level Select Register	PIO_REHLSR	Write-only	–
0x00D8	Fall/Rise - Low/High Status Register	PIO_FRLHSR	Read-only	0x00000000
0x00DC	Reserved	–	–	–
0x00E0	Lock Status	PIO_LOCKSR	Read-only	0x00000000
0x00E4	Write Protection Mode Register	PIO_WPMR	Read/Write	0x00000000
0x00E8	Write Protection Status Register	PIO_WPSR	Read-only	0x00000000
0x00EC–0x00FC	Reserved	–	–	–
0x0100	Schmitt Trigger Register	PIO_SCHMITT	Read/Write	0x00000000
0x0104–0x010C	Reserved	–	–	–
0x0110	Reserved	–	–	–
0x0114	Reserved	–	–	–
0x0118	I/O Drive Register	PIO_DRIVER	Read/Write	0x00000000
0x011C	Reserved	–	–	–

**Table 30-5. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x0120	Keypad Controller Enable Register	PIO_KER	Read/Write	0x00000000
0x0124	Keypad Controller Row Column Register	PIO_KRCR	Read/Write	0x00000000
0x0128	Keypad Controller Debouncing Register	PIO_KDR	Read/Write	0x00000000
0x0130	Keypad Controller Interrupt Enable Register	PIO_KIER	Write-only	–
0x0134	Keypad Controller Interrupt Disable Register	PIO_KIDR	Write-only	–
0x0138	Keypad Controller Interrupt Mask Register	PIO_KIMR	Read-only	0x00000000
0x013C	Keypad Controller Status Register	PIO_KSR	Read-only	0x00000000
0x0140	Keypad Controller Key Press Register	PIO_KKPR	Read-only	0x00000000
0x0144	Keypad Controller Key Release Register	PIO_KKRR	Read-only	0x00000000
0x0148–0x014C	Reserved	–	–	–
0x0150	Parallel Capture Mode Register	PIO_PCMR	Read/Write	0x00000000
0x0154	Parallel Capture Interrupt Enable Register	PIO_PCIER	Write-only	–
0x0158	Parallel Capture Interrupt Disable Register	PIO_PCIDR	Write-only	–
0x015C	Parallel Capture Interrupt Mask Register	PIO_PCIMR	Read-only	0x00000000
0x0160	Parallel Capture Interrupt Status Register	PIO_PCISR	Read-only	0x00000000
0x0164	Parallel Capture Reception Holding Register	PIO_PCRHR	Read-only	0x00000000
0x0168–0x018C	Reserved	–	–	–

- Notes:
1. Reset value depends on the product implementation.
  2. PIO\_ODSR is Read-only or Read/Write depending on PIO\_OWSR I/O lines.
  3. Reset value of PIO\_PDSR depends on the level of the I/O lines. Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO\_PDSR reads the levels present on the I/O line at the time the clock was disabled.
  4. PIO\_ISR is reset at 0x0. However, the first read of the register may read a different value as input changes may have occurred.
  5. If an offset is not listed in the table it must be considered as reserved.

### 30.6.1 PIO Enable Register

**Name:** PIO\_PER

**Address:** 0x400E0E00 (PIOA), 0x400E1000 (PIOB), 0x400E1200 (PIOC), 0x400E1400 (PIOD), 0x400E1600 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: PIO Enable**

0: No effect.

1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

### 30.6.2 PIO Disable Register

**Name:** PIO\_PDR

**Address:** 0x400E0E04 (PIOA), 0x400E1004 (PIOB), 0x400E1204 (PIOC), 0x400E1404 (PIOD), 0x400E1604 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: PIO Disable**

0: No effect.

1: Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin).

### 30.6.3 PIO Status Register

**Name:** PIO\_PSR

**Address:** 0x400E0E08 (PIOA), 0x400E1008 (PIOB), 0x400E1208 (PIOC), 0x400E1408 (PIOD), 0x400E1608 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: PIO Status**

0: PIO is inactive on the corresponding I/O line (peripheral is active).

1: PIO is active on the corresponding I/O line (peripheral is inactive).

### 30.6.4 PIO Output Enable Register

**Name:** PIO\_OER

**Address:** 0x400E0E10 (PIOA), 0x400E1010 (PIOB), 0x400E1210 (PIOC), 0x400E1410 (PIOD), 0x400E1610 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Output Enable**

0: No effect.

1: Enables the output on the I/O line.

### 30.6.5 PIO Output Disable Register

**Name:** PIO\_ODR

**Address:** 0x400E0E14 (PIOA), 0x400E1014 (PIOB), 0x400E1214 (PIOC), 0x400E1414 (PIOD), 0x400E1614 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Output Disable**

0: No effect.

1: Disables the output on the I/O line.

### 30.6.6 PIO Output Status Register

**Name:** PIO\_OSR

**Address:** 0x400E0E18 (PIOA), 0x400E1018 (PIOB), 0x400E1218 (PIOC), 0x400E1418 (PIOD), 0x400E1618 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Output Status**

0: The I/O line is a pure input.

1: The I/O line is enabled in output.



### 30.6.7 PIO Input Filter Enable Register

**Name:** PIO\_IFER

**Address:** 0x400E0E20 (PIOA), 0x400E1020 (PIOB), 0x400E1220 (PIOC), 0x400E1420 (PIOD), 0x400E1620 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Input Filter Enable**

0: No effect.

1: Enables the input glitch filter on the I/O line.

### 30.6.8 PIO Input Filter Disable Register

**Name:** PIO\_IFDR

**Address:** 0x400E0E24 (PIOA), 0x400E1024 (PIOB), 0x400E1224 (PIOC), 0x400E1424 (PIOD), 0x400E1624 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Input Filter Disable**

0: No effect.

1: Disables the input glitch filter on the I/O line.

### 30.6.9 PIO Input Filter Status Register

**Name:** PIO\_IFSR

**Address:** 0x400E0E28 (PIOA), 0x400E1028 (PIOB), 0x400E1228 (PIOC), 0x400E1428 (PIOD), 0x400E1628 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Input Filter Status**

0: The input glitch filter is disabled on the I/O line.

1: The input glitch filter is enabled on the I/O line.

### 30.6.10 PIO Set Output Data Register

**Name:** PIO\_SODR

**Address:** 0x400E0E30 (PIOA), 0x400E1030 (PIOB), 0x400E1230 (PIOC), 0x400E1430 (PIOD), 0x400E1630 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Set Output Data**

0: No effect.

1: Sets the data to be driven on the I/O line.

### 30.6.11 PIO Clear Output Data Register

**Name:** PIO\_CODR

**Address:** 0x400E0E34 (PIOA), 0x400E1034 (PIOB), 0x400E1234 (PIOC), 0x400E1434 (PIOD), 0x400E1634 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Clear Output Data**

0: No effect.

1: Clears the data to be driven on the I/O line.

### 30.6.12 PIO Output Data Status Register

**Name:** PIO\_ODSR

**Address:** 0x400E0E38 (PIOA), 0x400E1038 (PIOB), 0x400E1238 (PIOC), 0x400E1438 (PIOD), 0x400E1638 (PIOE)

**Access:** Read-only or Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Output Data Status**

0: The data to be driven on the I/O line is 0.

1: The data to be driven on the I/O line is 1.

### 30.6.13 PIO Pin Data Status Register

**Name:** PIO\_PDSR

**Address:** 0x400E0E3C (PIOA), 0x400E103C (PIOB), 0x400E123C (PIOC), 0x400E143C (PIOD), 0x400E163C (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Output Data Status**

0: The I/O line is at level 0.

1: The I/O line is at level 1.

### 30.6.14 PIO Interrupt Enable Register

**Name:** PIO\_IER

**Address:** 0x400E0E40 (PIOA), 0x400E1040 (PIOB), 0x400E1240 (PIOC), 0x400E1440 (PIOD), 0x400E1640 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Input Change Interrupt Enable**

0: No effect.

1: Enables the input change interrupt on the I/O line.



### 30.6.15 PIO Interrupt Disable Register

**Name:** PIO\_IDR

**Address:** 0x400E0E44 (PIOA), 0x400E1044 (PIOB), 0x400E1244 (PIOC), 0x400E1444 (PIOD), 0x400E1644 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Input Change Interrupt Disable**

0: No effect.

1: Disables the input change interrupt on the I/O line.

### 30.6.16 PIO Interrupt Mask Register

**Name:** PIO\_IMR

**Address:** 0x400E0E48 (PIOA), 0x400E1048 (PIOB), 0x400E1248 (PIOC), 0x400E1448 (PIOD), 0x400E1648 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Input Change Interrupt Mask**

0: Input change interrupt is disabled on the I/O line.

1: Input change interrupt is enabled on the I/O line.

### 30.6.17 PIO Interrupt Status Register

**Name:** PIO\_ISR

**Address:** 0x400E0E4C (PIOA), 0x400E104C (PIOB), 0x400E124C (PIOC), 0x400E144C (PIOD), 0x400E164C (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Input Change Interrupt Status**

0: No input change has been detected on the I/O line since PIO\_ISR was last read or since reset.

1: At least one input change has been detected on the I/O line since PIO\_ISR was last read or since reset.

### 30.6.18 PIO Multi-driver Enable Register

**Name:** PIO\_MDER

**Address:** 0x400E0E50 (PIOA), 0x400E1050 (PIOB), 0x400E1250 (PIOC), 0x400E1450 (PIOD), 0x400E1650 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0-P31: Multi-drive Enable**

0: No effect.

1: Enables multi-drive on the I/O line.

### 30.6.19 PIO Multi-driver Disable Register

**Name:** PIO\_MDDR

**Address:** 0x400E0E54 (PIOA), 0x400E1054 (PIOB), 0x400E1254 (PIOC), 0x400E1454 (PIOD), 0x400E1654 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Multi-drive Disable**

0: No effect.

1: Disables multi-drive on the I/O line.

### 30.6.20 PIO Multi-driver Status Register

**Name:** PIO\_MDSR

**Address:** 0x400E0E58 (PIOA), 0x400E1058 (PIOB), 0x400E1258 (PIOC), 0x400E1458 (PIOD), 0x400E1658 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Multi-drive Status**

0: The multi-drive is disabled on the I/O line. The pin is driven at high- and low-level.

1: The multi-drive is enabled on the I/O line. The pin is driven at low-level only.

### 30.6.21 PIO Pull-Up Disable Register

**Name:** PIO\_PUDR

**Address:** 0x400E0E60 (PIOA), 0x400E1060 (PIOB), 0x400E1260 (PIOC), 0x400E1460 (PIOD), 0x400E1660 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Pull-Up Disable**

0: No effect.

1: Disables the pull-up resistor on the I/O line.

### 30.6.22 PIO Pull-Up Enable Register

**Name:** PIO\_PUER

**Address:** 0x400E0E64 (PIOA), 0x400E1064 (PIOB), 0x400E1264 (PIOC), 0x400E1464 (PIOD), 0x400E1664 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Pull-Up Enable**

0: No effect.

1: Enables the pull-up resistor on the I/O line.



### 30.6.23 PIO Pull-Up Status Register

**Name:** PIO\_PUSR

**Address:** 0x400E0E68 (PIOA), 0x400E1068 (PIOB), 0x400E1268 (PIOC), 0x400E1468 (PIOD), 0x400E1668 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Pull-Up Status**

0: Pull-up resistor is enabled on the I/O line.

1: Pull-up resistor is disabled on the I/O line.

### 30.6.24 PIO Peripheral ABCD Select Register 1

**Name:** PIO\_ABCDSR1

**Access:** Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Peripheral Select**

If the same bit is set to 0 in PIO\_ABCDSR2:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral B function.

If the same bit is set to 1 in PIO\_ABCDSR2:

0: Assigns the I/O line to the Peripheral C function.

1: Assigns the I/O line to the Peripheral D function.

### 30.6.25 PIO Peripheral ABCD Select Register 2

**Name:** PIO\_ABCDSR2

**Access:** Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Peripheral Select**

If the same bit is set to 0 in PIO\_ABCDSR1:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral C function.

If the same bit is set to 1 in PIO\_ABCDSR1:

0: Assigns the I/O line to the Peripheral B function.

1: Assigns the I/O line to the Peripheral D function.

### 30.6.26 PIO Input Filter Slow Clock Disable Register

**Name:** PIO\_IFSCDR

**Address:** 0x400E0E80 (PIOA), 0x400E1080 (PIOB), 0x400E1280 (PIOC), 0x400E1480 (PIOD), 0x400E1680 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Peripheral Clock Glitch Filtering Select**

0: No effect.

1: The glitch filter is able to filter glitches with a duration  $< t_{\text{peripheral clock}}/2$ .

### 30.6.27 PIO Input Filter Slow Clock Enable Register

**Name:** PIO\_IFSCER

**Address:** 0x400E0E84 (PIOA), 0x400E1084 (PIOB), 0x400E1284 (PIOC), 0x400E1484 (PIOD), 0x400E1684 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Slow Clock Debouncing Filtering Select**

0: No effect.

1: The debouncing filter is able to filter pulses with a duration  $< t_{div\_slck}/2$ .

### 30.6.28 PIO Input Filter Slow Clock Status Register

**Name:** PIO\_IFSCSR

**Address:** 0x400E0E88 (PIOA), 0x400E1088 (PIOB), 0x400E1288 (PIOC), 0x400E1488 (PIOD), 0x400E1688 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Glitch or Debouncing Filter Selection Status**

0: The glitch filter is able to filter glitches with a duration  $< t_{\text{peripheral clock}}/2$ .

1: The debouncing filter is able to filter pulses with a duration  $< t_{\text{div\_slck}}/2$ .

### 30.6.29 PIO Slow Clock Divider Debouncing Register

**Name:** PIO\_SCDR

**Address:** 0x400E0E8C (PIOA), 0x400E108C (PIOB), 0x400E128C (PIOC), 0x400E148C (PIOD), 0x400E168C (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	DIV					
7	6	5	4	3	2	1	0
DIV							

- DIV: Slow Clock Divider Selection for Debouncing**

$$t_{\text{div\_slck}} = ((\text{DIV} + 1) \times 2) \times t_{\text{slck}}$$

### 30.6.30 PIO Pad Pull-Down Disable Register

**Name:** PIO\_PPDDR

**Address:** 0x400E0E90 (PIOA), 0x400E1090 (PIOB), 0x400E1290 (PIOC), 0x400E1490 (PIOD), 0x400E1690 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Pull-Down Disable**

0: No effect.

1: Disables the pull-down resistor on the I/O line.



### 30.6.31 PIO Pad Pull-Down Enable Register

**Name:** PIO\_PPDER

**Address:** 0x400E0E94 (PIOA), 0x400E1094 (PIOB), 0x400E1294 (PIOC), 0x400E1494 (PIOD), 0x400E1694 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Pull-Down Enable**

0: No effect.

1: Enables the pull-down resistor on the I/O line.

### 30.6.32 PIO Pad Pull-Down Status Register

**Name:** PIO\_PPDSR

**Address:** 0x400E0E98 (PIOA), 0x400E1098 (PIOB), 0x400E1298 (PIOC), 0x400E1498 (PIOD), 0x400E1698 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Pull-Down Status**

0: Pull-down resistor is enabled on the I/O line.

1: Pull-down resistor is disabled on the I/O line.

### 30.6.33 PIO Output Write Enable Register

**Name:** PIO\_OWER

**Address:** 0x400E0EA0 (PIOA), 0x400E10A0 (PIOB), 0x400E12A0 (PIOC), 0x400E14A0 (PIOD), 0x400E16A0 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Output Write Enable**

0: No effect.

1: Enables writing PIO\_ODSR for the I/O line.

### 30.6.34 PIO Output Write Disable Register

**Name:** PIO\_OWDR

**Address:** 0x400E0EA4 (PIOA), 0x400E10A4 (PIOB), 0x400E12A4 (PIOC), 0x400E14A4 (PIOD), 0x400E16A4 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **P0–P31: Output Write Disable**

0: No effect.

1: Disables writing PIO\_ODSR for the I/O line.

### 30.6.35 PIO Output Write Status Register

**Name:** PIO\_OWSR

**Address:** 0x400E0EA8 (PIOA), 0x400E10A8 (PIOB), 0x400E12A8 (PIOC), 0x400E14A8 (PIOD), 0x400E16A8 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Output Write Status**

0: Writing PIO\_ODSR does not affect the I/O line.

1: Writing PIO\_ODSR affects the I/O line.

### 30.6.36 PIO Additional Interrupt Modes Enable Register

**Name:** PIO\_AIMER

**Address:** 0x400E0EB0 (PIOA), 0x400E10B0 (PIOB), 0x400E12B0 (PIOC), 0x400E14B0 (PIOD), 0x400E16B0 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Additional Interrupt Modes Enable**

0: No effect.

1: The interrupt source is the event described in PIO\_ELSR and PIO\_FRLHSR.

### 30.6.37 PIO Additional Interrupt Modes Disable Register

**Name:** PIO\_AIMDR

**Address:** 0x400E0EB4 (PIOA), 0x400E10B4 (PIOB), 0x400E12B4 (PIOC), 0x400E14B4 (PIOD), 0x400E16B4 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Additional Interrupt Modes Disable**

0: No effect.

1: The interrupt mode is set to the default interrupt mode (both-edge detection).

### 30.6.38 PIO Additional Interrupt Modes Mask Register

**Name:** PIO\_AIMMR

**Address:** 0x400E0EB8 (PIOA), 0x400E10B8 (PIOB), 0x400E12B8 (PIOC), 0x400E14B8 (PIOD), 0x400E16B8 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: IO Line Index**

Selects the IO event type triggering an interrupt.

0: The interrupt source is a both-edge detection event.

1: The interrupt source is described by the registers PIO\_ELSR and PIO\_FRLHSR.



### 30.6.39 PIO Edge Select Register

**Name:** PIO\_ESR

**Address:** 0x400E0EC0 (PIOA), 0x400E10C0 (PIOB), 0x400E12C0 (PIOC), 0x400E14C0 (PIOD), 0x400E16C0 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Edge Interrupt Selection**

0: No effect.

1: The interrupt source is an edge-detection event.

### 30.6.40 PIO Level Select Register

**Name:** PIO\_LSR

**Address:** 0x400E0EC4 (PIOA), 0x400E10C4 (PIOB), 0x400E12C4 (PIOC), 0x400E14C4 (PIOD), 0x400E16C4 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Level Interrupt Selection**

0: No effect.

1: The interrupt source is a level-detection event.

### 30.6.41 PIO Edge/Level Status Register

**Name:** PIO\_ELSR

**Address:** 0x400E0EC8 (PIOA), 0x400E10C8 (PIOB), 0x400E12C8 (PIOC), 0x400E14C8 (PIOD), 0x400E16C8 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Edge/Level Interrupt Source Selection**

0: The interrupt source is an edge-detection event.

1: The interrupt source is a level-detection event.

### 30.6.42 PIO Falling Edge/Low-Level Select Register

**Name:** PIO\_FELLSR

**Address:** 0x400E0ED0 (PIOA), 0x400E10D0 (PIOB), 0x400E12D0 (PIOC), 0x400E14D0 (PIOD), 0x400E16D0 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Falling Edge/Low-Level Interrupt Selection**

0: No effect.

1: The interrupt source is set to a falling edge detection or low-level detection event, depending on PIO\_ELSR.

### 30.6.43 PIO Rising Edge/High-Level Select Register

**Name:** PIO\_REHLSR

**Address:** 0x400E0ED4 (PIOA), 0x400E10D4 (PIOB), 0x400E12D4 (PIOC), 0x400E14D4 (PIOD), 0x400E16D4 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Rising Edge/High-Level Interrupt Selection**

0: No effect.

1: The interrupt source is set to a rising edge detection or high-level detection event, depending on PIO\_ELSR.

### 30.6.44 PIO Fall/Rise - Low/High Status Register

**Name:** PIO\_FRLHSR

**Address:** 0x400E0ED8 (PIOA), 0x400E10D8 (PIOB), 0x400E12D8 (PIOC), 0x400E14D8 (PIOD), 0x400E16D8 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

- **P0–P31: Edge/Level Interrupt Source Selection**

0: The interrupt source is a falling edge detection (if PIO\_ELSR = 0) or low-level detection event (if PIO\_ELSR = 1).

1: The interrupt source is a rising edge detection (if PIO\_ELSR = 0) or high-level detection event (if PIO\_ELSR = 1).

### 30.6.45 PIO Lock Status Register

**Name:** PIO\_LOCKSR

**Address:** 0x400E0EE0 (PIOA), 0x400E10E0 (PIOB), 0x400E12E0 (PIOC), 0x400E14E0 (PIOD), 0x400E16E0 (PIOE)

**Access:** Read-only

31 P31	30 P30	29 P29	28 P28	27 P27	26 P26	25 P25	24 P24
23 P23	22 P22	21 P21	20 P20	19 P19	18 P18	17 P17	16 P16
15 P15	14 P14	13 P13	12 P12	11 P11	10 P10	9 P9	8 P8
7 P7	6 P6	5 P5	4 P4	3 P3	2 P2	1 P1	0 P0

- **P0–P31: Lock Status**

0: The I/O line is not locked.

1: The I/O line is locked.

### 30.6.46 PIO Write Protection Mode Register

**Name:** PIO\_WPMR

**Address:** 0x400E0EE4 (PIOA), 0x400E10E4 (PIOB), 0x400E12E4 (PIOC), 0x400E14E4 (PIOD), 0x400E16E4 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x50494F (“PIO” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x50494F (“PIO” in ASCII).

See [Section 30.5.17 “Register Write Protection”](#) for the list of registers that can be protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x50494F	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



### 30.6.47 PIO Write Protection Status Register

**Name:** PIO\_WPSR

**Address:** 0x400E0EE8 (PIOA), 0x400E10E8 (PIOB), 0x400E12E8 (PIOC), 0x400E14E8 (PIOD), 0x400E16E8 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the PIO\_WPSR.

1: A write protection violation has occurred since the last read of the PIO\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

### 30.6.48 PIO Schmitt Trigger Register

**Name:** PIO\_SCHMITT

**Address:** 0x400E0F00 (PIOA), 0x400E1100 (PIOB), 0x400E1300 (PIOC), 0x400E1500 (PIOD), 0x400E1700 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
SCHMITT31	SCHMITT30	SCHMITT29	SCHMITT28	SCHMITT27	SCHMITT26	SCHMITT25	SCHMITT24
23	22	21	20	19	18	17	16
SCHMITT23	SCHMITT22	SCHMITT21	SCHMITT20	SCHMITT19	SCHMITT18	SCHMITT17	SCHMITT16
15	14	13	12	11	10	9	8
SCHMITT15	SCHMITT14	SCHMITT13	SCHMITT12	SCHMITT11	SCHMITT10	SCHMITT9	SCHMITT8
7	6	5	4	3	2	1	0
SCHMITT7	SCHMITT6	SCHMITT5	SCHMITT4	SCHMITT3	SCHMITT2	SCHMITT1	SCHMITT0

- **SCHMITTx [x=0..31]: Schmitt Trigger Control**

0: Schmitt trigger is enabled.

1: Schmitt trigger is disabled.

### 30.6.49 PIO I/O Drive Register

**Name:** PIO\_DRIVER

**Access:** Read/Write

31	30	29	28	27	26	25	24
LINE31	LINE30	LINE29	LINE28	LINE27	LINE26	LINE25	LINE24
23	22	21	20	19	18	17	16
LINE23	LINE22	LINE21	LINE20	LINE19	LINE18	LINE17	LINE16
15	14	13	12	11	10	9	8
LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8
7	6	5	4	3	2	1	0
LINE7	LINE6	LINE5	LINE4	LINE3	LINE2	LINE1	LINE0

• **LINE<sub>x</sub> [x=0..31]: Drive of PIO Line x**

Value	Name	Description
0	LOW_DRIVE	Lowest drive
1	HIGH_DRIVE	Highest drive

### 30.6.50 PIO Keypad Controller Enable Register

**Name:** PIO\_KER

**Address:** 0x400E0F20 (PIOA), 0x400E1120 (PIOB), 0x400E1320 (PIOC), 0x400E1520 (PIOD), 0x400E1720 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	KCE

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **KCE: Keypad Controller Enable**

0: The keypad controller is disabled.

1: The keypad controller is enabled.

### 30.6.51 PIO Keypad Controller Row Column Register

**Name:** PIO\_KRCR

**Address:** 0x400E0F24 (PIOA), 0x400E1124 (PIOB), 0x400E1324 (PIOC), 0x400E1524 (PIOD), 0x400E1724 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	NBC		
7	6	5	4	3	2	1	0
–	–	–	–	–	NBR		

- **NBC: Number of Rows of the Keypad Matrix**

NBC+1 defines the number of rows of the keypad matrix. The keypad matrix rows must be connected to PIO Lines with an index from 0 up to 7.

- **NBR: Number of Columns of the Keypad Matrix**

NBR+1 defines the number of columns of the keypad matrix. the keypad matrix columns must be connected to PIO Lines with an index from 8 up to 15.

### 30.6.52 PIO Keypad Controller Debouncing Register

**Name:** PIO\_KDR

**Address:** 0x400E0F28 (PIOA), 0x400E1128 (PIOB), 0x400E1328 (PIOC), 0x400E1528 (PIOD), 0x400E1728 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	DBC	
7	6	5	4	3	2	1	0
DBC							

- **DBC: Debouncing Value**

DBC+1 defines the needed number of identical keypad matrix read to confirm the keypad matrix value. If DBC is set to 0, the debouncing is disabled.

### 30.6.53 PIO Keypad Controller Interrupt Enable Register

**Name:** PIO\_KIER

**Address:** 0x400E0F30 (PIOA), 0x400E1130 (PIOB), 0x400E1330 (PIOC), 0x400E1530 (PIOD), 0x400E1730 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	KRL	KPR

- **KPR: Key Press Interrupt Enable**

0: No effect.

1: Enables the Key Press interrupt.

- **KRL: Key Release Interrupt Enable**

0: No effect.

1: Enables the Key Release interrupt.

### 30.6.54 PIO Keypad Controller Interrupt Disable Register

**Name:** PIO\_KIDR

**Address:** 0x400E0F34 (PIOA), 0x400E1134 (PIOB), 0x400E1334 (PIOC), 0x400E1534 (PIOD), 0x400E1734 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	KRL	KPR

- **KPR: Key Press Interrupt Disable**

0: No effect.

1: Disables the Key Press interrupt.

- **KRL: Key Release Interrupt Disable**

0: No effect.

1: Disables the Key Release interrupt.



### 30.6.55 PIO Keypad Controller Interrupt Mask Register

**Name:** PIO\_KIMR

**Address:** 0x400E0F38 (PIOA), 0x400E1138 (PIOB), 0x400E1338 (PIOC), 0x400E1538 (PIOD), 0x400E1738 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	KRL	KPR

- **KPR: Key Press Interrupt Mask**

0: The Key Press interrupt is masked.

1: The Key Press interrupt is not masked.

- **KRL: Key Release Interrupt Mask**

0: The Key Release interrupt is masked.

1: The Key Release interrupt is not masked.

### 30.6.56 PIO Keypad Controller Status Register

**Name:** PIO\_KSR

**Address:** 0x400E0F3C (PIOA), 0x400E113C (PIOB), 0x400E133C (PIOC), 0x400E153C (PIOD), 0x400E173C (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	NBKRL	
15	14	13	12	11	10	9	8
–	–	–	–	–	–	NBKPR	
7	6	5	4	3	2	1	0
–	–	–	–	–	–	KRL	KPR

- **KPR: Key Press Status**

0: No key press has been detected since the last read of the PIO\_KSR.

1: At least one key press has been detected since the last read of the PIO\_KSR.

- **KRL: Key Release Status**

0: No key release has been detected since the last read of the PIO\_KSR.

1: At least one key release has been detected since the last read of the PIO\_KSR.

- **NBKPR: Number of Simultaneous Key Presses**

NBKPR field indicates the number of keys **pressed** simultaneously that have been detected when the flag KPR rises and it indicates the number of row and column indexes to read in the PIO\_KKPR (Keypad Controller Key Press register, see [Section 30.6.57 “PIO Keypad Controller Key Press Register”](#)). This number is equal to NBKPRE+1.

- **NBKRL: Number of Simultaneous Key Releases**

NBKRL field indicates the number of keys **released** simultaneously that have been detected when the flag KRL rises and it indicates the number of row and column indexes to read in the PIO\_KKRR (Keypad Controller Key Release Register, see [Section 30.6.58 “PIO Keypad Controller Key Release Register”](#)). This number is equal to NBKRL+1.

Note: Reading PIO\_KSR automatically clears the KPR, KRL, LKP and KPS flags.

### 30.6.57 PIO Keypad Controller Key Press Register

**Name:** PIO\_KKPR

**Address:** 0x400E0F40 (PIOA), 0x400E1140 (PIOB), 0x400E1340 (PIOC), 0x400E1540 (PIOD), 0x400E1740 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	KEY3COL			–	KEY3ROW		
23	22	21	20	19	18	17	16
–	KEY2COL			–	KEY2ROW		
15	14	13	12	11	10	9	8
–	KEY1COL			–	KEY1ROW		
7	6	5	4	3	2	1	0
–	KEY0COL			–	KEY0ROW		

- **KEY0ROW:** Row Index of the First Detected Key Press
- **KEY0COL:** Column Index of the First Detected Key Press
- **KEY1ROW:** Row Index of the Second Detected Key Press
- **KEY1COL:** Column Index of the Second Detected Key Press
- **KEY2ROW:** Row Index of the Third Detected Key Press
- **KEY2COL:** Column Index of the Third Detected Key Press
- **KEY3ROW:** Row Index of the Fourth Detected Key Press
- **KEY3COL:** Column Index of the Fourth Detected Key Press

### 30.6.58 PIO Keypad Controller Key Release Register

**Name:** PIO\_KKRR

**Address:** 0x400E0F44 (PIOA), 0x400E1144 (PIOB), 0x400E1344 (PIOC), 0x400E1544 (PIOD), 0x400E1744 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	KEY3COL			–	KEY3ROW		
23	22	21	20	19	18	17	16
–	KEY2COL			–	KEY2ROW		
15	14	13	12	11	10	9	8
–	KEY1COL			–	KEY1ROW		
7	6	5	4	3	2	1	0
–	KEY0COL			–	KEY0ROW		

- **KEY0ROW:** Row Index of the First Detected Key Release
- **KEY0COL:** Column Index of the First Detected Key Release
- **KEY1ROW:** Row Index of the Second Detected Key Release
- **KEY1COL:** Column Index of the Second Detected Key Release
- **KEY2ROW:** Row Index of the Third Detected Key Release
- **KEY2COL:** Column Index of the Third Detected Key Release
- **KEY3ROW:** Row Index of the Fourth Detected Key Release
- **KEY3COL:** Column Index of the Fourth Detected Key Release

### 30.6.59 PIO Parallel Capture Mode Register

**Name:** PIO\_PCMR

**Address:** 0x400E0F50 (PIOA), 0x400E1150 (PIOB), 0x400E1350 (PIOC), 0x400E1550 (PIOD), 0x400E1750 (PIOE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	FRSTS	HALFS	ALWYS	–
7	6	5	4	3	2	1	0
–	–	DSIZE		–	–	–	PCEN

This register can only be written if the WPEN bit is cleared in the [PIO Write Protection Mode Register](#).

- **PCEN: Parallel Capture Mode Enable**

0: The parallel capture mode is disabled.

1: The parallel capture mode is enabled.

- **DSIZE: Parallel Capture Mode Data Size**

Value	Name	Description
0	BYTE	The reception data in the PIO_PCRHR is a byte (8-bit)
1	HALF-WORD	The reception data in the PIO_PCRHR is a half-word (16-bit)
2	WORD	The reception data in the PIO_PCRHR is a word (32-bit)
3	–	Reserved

- **ALWYS: Parallel Capture Mode Always Sampling**

0: The parallel capture mode samples the data when both data enables are active.

1: The parallel capture mode samples the data whatever the data enables are.

- **HALFS: Parallel Capture Mode Half Sampling**

Independently from the ALWYS bit:

0: The parallel capture mode samples all the data.

1: The parallel capture mode samples the data only every other time.

- **FRSTS: Parallel Capture Mode First Sample**

This bit is useful only if the HALFS bit is set to 1. If data are numbered in the order that they are received with an index from 0 to n:

0: Only data with an even index are sampled.

1: Only data with an odd index are sampled.

### 30.6.60 PIO Parallel Capture Interrupt Enable Register

**Name:** PIO\_PCIER

**Address:** 0x400E0F54 (PIOA), 0x400E1154 (PIOB), 0x400E1354 (PIOC), 0x400E1554 (PIOD), 0x400E1754 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	RXBUFF	ENDRX	OVRE	DRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt

- **DRDY: Parallel Capture Mode Data Ready Interrupt Enable**
- **OVRE: Parallel Capture Mode Overrun Error Interrupt Enable**
- **ENDRX: End of Reception Transfer Interrupt Enable**
- **RXBUFF: Reception Buffer Full Interrupt Enable**

### 30.6.61 PIO Parallel Capture Interrupt Disable Register

**Name:** PIO\_PCIDR

**Address:** 0x400E0F58 (PIOA), 0x400E1158 (PIOB), 0x400E1358 (PIOC), 0x400E1558 (PIOD), 0x400E1758 (PIOE)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	RXBUFF	ENDRX	OVRE	DRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt

- **DRDY: Parallel Capture Mode Data Ready Interrupt Disable**
- **OVRE: Parallel Capture Mode Overrun Error Interrupt Disable**
- **ENDRX: End of Reception Transfer Interrupt Disable**
- **RXBUFF: Reception Buffer Full Interrupt Disable**

### 30.6.62 PIO Parallel Capture Interrupt Mask Register

**Name:** PIO\_PCIMR

**Address:** 0x400E0F5C (PIOA), 0x400E115C (PIOB), 0x400E135C (PIOC), 0x400E155C (PIOD), 0x400E175C (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	RXBUFF	ENDRX	OVRE	DRDY

The following configuration values are valid for all listed bit names of this register:

0: Corresponding interrupt is not enabled.

1: Corresponding interrupt is enabled.

- **DRDY: Parallel Capture Mode Data Ready Interrupt Mask**
- **OVRE: Parallel Capture Mode Overrun Error Interrupt Mask**
- **ENDRX: End of Reception Transfer Interrupt Mask**
- **RXBUFF: Reception Buffer Full Interrupt Mask**



### 30.6.63 PIO Parallel Capture Interrupt Status Register

**Name:** PIO\_PCISR

**Address:** 0x400E0F60 (PIOA), 0x400E1160 (PIOB), 0x400E1360 (PIOC), 0x400E1560 (PIOD), 0x400E1760 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	OVRE	DRDY

- **DRDY: Parallel Capture Mode Data Ready**

0: No new data is ready to be read since the last read of PIO\_PCRHR.

1: A new data is ready to be read since the last read of PIO\_PCRHR.

The DRDY flag is automatically reset when PIO\_PCRHR is read or when the parallel capture mode is disabled.

- **OVRE: Parallel Capture Mode Overrun Error**

0: No overrun error occurred since the last read of this register.

1: At least one overrun error occurred since the last read of this register.

The OVRE flag is automatically reset when this register is read or when the parallel capture mode is disabled.

### 30.6.64 PIO Parallel Capture Reception Holding Register

**Name:** PIO\_PCRHR

**Address:** 0x400E0F64 (PIOA), 0x400E1164 (PIOB), 0x400E1364 (PIOC), 0x400E1564 (PIOD), 0x400E1764 (PIOE)

**Access:** Read-only

31	30	29	28	27	26	25	24
RDATA							
23	22	21	20	19	18	17	16
RDATA							
15	14	13	12	11	10	9	8
RDATA							
7	6	5	4	3	2	1	0
RDATA							

- **RDATA: Parallel Capture Mode Reception Data**

If DSIZE = 0 in PIO\_PCMR, only the 8 LSBs of RDATA are useful.

If DSIZE = 1 in PIO\_PCMR, only the 16 LSBs of RDATA are useful.

## 31. External Bus Interface (EBI)

### 31.1 Description

The External Bus Interface (EBI) is designed to ensure the successful data transfer between several external devices and the embedded Memory Controller of an ARM-based device.

The Static Memory and SDRAM Controllers are all featured external Memory Controllers on the EBI. These external Memory Controllers are capable of handling several types of external memory and peripheral devices, such as SRAM, PROM, EPROM, EEPROM, Flash and SDR-SDRAM. The EBI operates with 1.8V or 3.3V Power Supply (VDDIO).


The EBI also supports the NAND Flash protocols via integrated circuitry that greatly reduces the requirements for external components. Furthermore, the EBI handles data transfers with up to six external devices, each assigned to six address spaces defined by the embedded Memory Controller. Data transfers are performed through a 16-bit or 32-bit data bus, an address bus of up to 24 bits, up to four chip select lines (NCS[3:0]) and several control pins that are generally multiplexed between the different external Memory Controllers.

### 31.2 Embedded Characteristics

- Integrates three External Memory Controllers
  - Static Memory Controller
  - SDR-SDRAM Controller
- Up to 24-bit Address Bus (up to 16 Mbytes linear per chip select)
- Up to four Chip Selects, Configurable Assignment
  - Static Memory Controller on NCS0, NCS1, NCS2, NCS3
  - SDR-SDRAM Controller (SDCS) or Static Memory Controller on NCS1
  - NAND Flash support on NCS3

### 31.3 EBI Block Diagram

Figure 31-1. Organization of the External Bus Interface



## 31.4 I/O Lines Description

**Table 31-1. EBI I/O Lines Description**

Name	Function	Type	Active Level
<b>EBI</b>			
D0–D15	Data Bus	I/O	
A0–A23	Address Bus	Output	
NWAIT	External Wait Signal	Input	Low
<b>SMC</b>			
NCS0–EBI_NCS3	Chip Select Lines	Output	Low
NWR0–NWR1	Write Signals	Output	Low
NRD	Read Signal	Output	Low
NWE	Write Enable	Output	Low
NBS0–NBS1	Byte Mask Signals	Output	Low
<b>EBI for NAND Flash Support</b>			
NANDCS	NAND Flash Chip Select Line	Output	Low
NANDOE	NAND Flash Output Enable	Output	Low
NANDWE	NAND Flash Write Enable	Output	Low
<b>SDRAM Controller</b>			
SDCK	SDR-SDRAM Clock	Output	
SDCKE	SDR-SDRAM Clock Enable	Output	High
SDCS	SDR-SDRAM Controller Chip Select Line	Output	Low
BA0–1	Bank Select	Output	
SDWE	SDR-SDRAM Write Enable	Output	Low
RAS - CAS	Row and Column Signal	Output	Low
SDA10	SDRAM Address 10 Line	Output	

The connection of some signals through the MUX logic is not direct and depends on the Memory Controller in use at the moment.

[Table 31-2](#) details the connections between the two Memory Controllers and the EBI pins.

**Table 31-2. EBI Pins and Memory Controllers I/O Lines Connections**

EBIx Pins	SDRAM I/O Lines	SMC I/O Lines
NWR1/NBS1	NBS1	NWR1
A0/NBS0	Not Supported	SMC_A0
A1	Not Supported	SMC_A1
A[11:2]	SDRAMC_A[9:0]	SMC_A[11:2]
SDA10	SDRAMC_A10	Not Supported
A12	Not Supported	SMC_A12
A[15:13]	SDRAMC_A[13:11]	SMC_A[15:13]
A[25:16]	Not Supported	SMC_A[25:16]
D[15:0]	D[15:0]	D[15:0]

## 31.5 Application Example

### 31.5.1 Hardware Interface

Table 31-3 details the connections to be applied between the EBI pins and the external devices for each Memory Controller.

**Table 31-3. EBI Pins and External Static Device Connections**

Signals: EBI_	Pins of the Interfaced Device		
	8-bit Static Device	2 x 8-bit Static Devices	16-bit Static Device
<b>Controller</b>	<b>SMC</b>		
D0–D7	D0–D7	D0–D7	D0–D7
D8–D15	–	D8–D15	D8–D15
A0/NBS0	A0	–	NLB
A1	A1	A0	A0
A2–A23	A[2:23]	A[1:22]	A[1:22]
NCS0	CS	CS	CS
NCS1/DDRSDCS	CS	CS	CS
NCS2	CS	CS	CS
NCS3/NANDCS	CS	CS	CS
NRD	OE	OE	OE
NWR0/NWE	WE	WE <sup>(1)</sup>	WE
NWR1/NBS1	–	WE <sup>(1)</sup>	NUB

Notes: 1. NWR1 enables upper byte writes. NWR0 enables lower byte writes.

**Table 31-4. EBI Pins and External Device Connections**

Signals: EBI_	Power supply	Pins of the Interfaced Device	
		SDR/LPSDR	NAND Flash
Controller		SDRAMC	NFC
D0–D15	VDDIO	D0–D15	D0–D15
A0/NBS0	VDDIO	DQM0	–
A1	VDDIO	–	–
A2–A10	VDDIO	A[0:8]	–
A11	VDDIO	A9	–
SDA10	VDDIO	A10	–
A12	VDDIO	–	–
A13–A14	VDDIO	A[11:12]	–
A15	VDDIO	A13	–
A16/BA0	VDDIO	BA0	–
A17/BA1	VDDIO	BA1	–
A18	VDDIO	–	–
A19	VDDIO	–	–
A20	VDDIO	–	–
A21/NANDALE	VDDIO	–	ALE
A22/NANDCLE	VDDIO	–	CLE
A23	VDDIO	–	–
NCS0	VDDIO	–	–
NCS1/SDCS	VDDIO	SDCS	–
NCS2	VDDIO	–	–
NCS3/NANDCS	VDDIO	–	CE
NANDOE	VDDIO	–	OE
NANDWE	VDDIO	–	WE
NRD	VDDIO	–	–
NWR0/NWE	VDDIO	–	–
NWR1/NBS1	VDDIO	DQM1	–
SDCK	VDDIO	CK	–
SDCKE	VDDIO	CKE	–
RAS	VDDIO	RAS	–
CAS	VDDIO	CAS	–
SDWE	VDDIO	WE	–
Pxx	VDDIO	–	CE
Pxx	VDDIO	–	RDY

## 31.5.2 Product Dependencies

### 31.5.2.1 I/O Lines

The pins used for interfacing the External Bus Interface may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the External Bus Interface pins to their peripheral function. If I/O lines of the External Bus Interface are not used by the application, they can be used for other purposes by the PIO Controller.

## 31.5.3 Functional Description

The EBI transfers data between the internal AHB Bus (handled by the Bus Matrix) and the external memories or peripheral devices. It controls the waveforms and the parameters of the external address, data and control buses and is composed of the following elements:

- Static Memory Controller (SMC)
- SDR-SDRAM Controller (SDRC)
- A chip select assignment feature that assigns an AHB address space to the external devices
- A multiplex controller circuit that shares the pins between the different Memory Controllers
- Programmable NAND Flash support logic

### 31.5.3.1 Bus Multiplexing

The EBI offers a complete set of control signals that share the 16-bit data lines, the address lines of up to 24 bits and the control signals through a multiplex logic operating in function of the memory area requests.

Multiplexing is specifically organized in order to guarantee the maintenance of the address and output control lines at a stable state while no external access is being performed. Multiplexing is also designed to respect the data float times defined in the Memory Controllers. Furthermore, refresh cycles of the SDR-SDRAM are executed independently by the SDR Controller without delaying the other external Memory Controller accesses.

### 31.5.3.2 Static Memory Controller

For information on the Static Memory Controller, refer to [Section 33. "Static Memory Controller \(SMC\)"](#)

### 31.5.3.3 SDRAM Controller

For information on the SDR Controller, refer to [Section 32. "SDRAM Controller \(SDRAMC\)"](#).

### 31.5.3.4 NAND Flash Support

External Bus Interfaces integrate circuitry that interfaces to NAND Flash devices.

To ensure that the processor preserves transaction order and thus the correct NAND Flash behavior, the NAND Flash address space is to be declared in the Memory Protection Unit (MPU) as "Device" or "Strongly-ordered" memory. Refer to the ARM Cortex-M7 Technical Reference Manual (ARM DDI 0489) available on [www.arm.com](http://www.arm.com).

#### *External Bus Interface*

The NAND Flash logic is driven by the Static Memory Controller on the NCS3 address space. Programming the SMC\_NFC3 field in the CCFG\_SMCNFC3 Register in the Chip Configuration User Interface to the appropriate value enables the NAND Flash logic. For details on this register, refer to [Section 17. "Bus Matrix \(MATRIX\)"](#). Access to an external NAND Flash device is then made by accessing the address space reserved to NCS3 (i.e., between 0x4000 0000 and 0x4FFF FFFF).

The NAND Flash logic drives the read and write command signals of the SMC on the NANDOE and NANDWE signals when the NCS3 signal is active. NANDOE and NANDWE are invalidated as soon as the transfer address fails to lie in the NCS3 address space. For details on these waveforms, refer to [Section 33. "Static Memory Controller \(SMC\)"](#).



## NAND Flash Signals


The address latch enable and command latch enable signals on the NAND Flash device are driven by address bits A22 and A21 of the EBI address bus. The command, address or data words on the data bus of the NAND Flash device are distinguished by using their address within the NCSx address space. The chip enable (CE) signal of the device and the ready/busy (R/B) signals are connected to PIO lines. The CE signal then remains asserted even when NCSx is not selected, preventing the device from returning to standby mode.

### 31.5.4 Implementation Examples

The following hardware configurations are given for illustration only. The user should refer to the memory manufacturer web site to check current device availability.

#### 31.5.4.1 16-bit SDRAM on NCS1

##### Hardware Configuration



##### Software Configuration

The following configuration has to be performed:

- Enable the SDRAM support by setting the bit SDRAMEN field in the CCFG\_SMCNFCFS Register in the Bus Matrix.
- Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency.

The Data Bus Width is to be programmed to 16 bits.

The SDRAM initialization sequence is described in [Section 32.5.1 “SDRAM Device Initialization”](#).

## 32. SDRAM Controller (SDRAMC)

### 32.1 Description

The SDRAM Controller (SDRAMC) extends the memory capabilities of a chip by providing the interface to external 16-bit DRAM devices. The page size supports ranges from 2048 to 8192 and the number of columns from 256 to 2048. It supports byte (8-bit), half-word (16-bit) and word (32-bit) accesses.

The SDRAMC supports a read or write burst length of one location. It keeps track of the active row in each bank, thus maximizing SDRAM performance, e.g., the application may be placed in one bank and data in the other banks. For optimized performance, it is advisable to avoid accessing different rows in the same bank.

The SDRAMC supports a CAS latency of 1, 2 or 3 and optimizes the read access depending on the frequency.

The different modes available – self-refresh, power-down and deep power-down modes – minimize power consumption on the SDRAM device.

### 32.2 Embedded Characteristics

- Numerous Configurations Supported
  - 2K, 4K, 8K Row Address Memory Parts
  - SDRAM with Two or Four Internal Banks
  - SDRAM with 16-bit Data Path
- Programming Facilities
  - Word, Half-word, Byte Access
  - Automatic Page Break When Memory Boundary Has Been Reached
  - Multibank Ping-pong Access
  - Timing Parameters Specified by Software
  - Automatic Refresh Operation, Refresh Rate is Programmable
  - Automatic Update of DS, TCR and PASR Parameters (Mobile SDRAM Devices)
- Energy-saving Capabilities
  - Self-refresh, Power-down and Deep Power Modes Supported
  - Supports Mobile SDRAM Devices
- Error Detection
  - Refresh Error Interrupt
- SDRAM Power-up Initialization by Software
- CAS Latency of 1, 2, 3 Supported
- Auto Precharge Command Not Used
- Zero Wait State Scrambling/Unscrambling Function with User Key

## 32.3 Signal Description

Table 32-1. Signal Description

Name	Description	Type	Active Level
SDCK	SDRAM Clock	Output	–
SDCKE	SDRAM Clock Enable	Output	High
SDCS	SDRAMC Chip Select	Output	Low
BA[1:0]	Bank Select Signals	Output	–
RAS	Row Signal	Output	Low
CAS	Column Signal	Output	Low
SDWE	SDRAM Write Enable	Output	Low
NBS[3:0]	Data Mask Enable Signals	Output	Low
SDRAMC_A[12:0]	Address Bus	Output	–
D[15:0]	Data Bus	I/O	–

## 32.4 Software Interface/SDRAM Organization, Address Mapping

The SDRAM address space is organized into banks, rows, and columns. The SDRAMC allows mapping different memory types according to the values set in the SDRAMC Configuration Register (SDRAMC\_CR).

The SDRAMC makes the SDRAM device access protocol transparent to the user. [Table 32-2](#) to [Table 32-4](#) illustrate the SDRAM device memory mapping seen by the user in correlation with the device structure. Various configurations are illustrated.

### 32.4.1 SDRAM Address Mapping for 16-bit Memory Data Bus Width

**Table 32-2. SDRAM Configuration Mapping: 2K Rows, 256/512/1024/2048 Columns**

CPU Address Line																											
27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Bk[1:0]				Row[10:0]										Column[7:0]							M0
						Bk[1:0]			Row[10:0]										Column[8:0]							M0	
						Bk[1:0]			Row[10:0]										Column[9:0]							M0	
						Bk[1:0]			Row[10:0]										Column[10:0]							M0	

**Table 32-3. SDRAM Configuration Mapping: 4K Rows, 256/512/1024/2048 Columns**

CPU Address Line																											
27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Bk[1:0]				Row[11:0]										Column[7:0]							M0
						Bk[1:0]			Row[11:0]										Column[8:0]							M0	
						Bk[1:0]			Row[11:0]										Column[9:0]							M0	
						Bk[1:0]			Row[11:0]										Column[10:0]							M0	

**Table 32-4. SDRAM Configuration Mapping: 8K Rows, 256/512/1024/2048 Columns**

CPU Address Line																											
27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Bk[1:0]				Row[12:0]										Column[7:0]							M0
						Bk[1:0]			Row[12:0]										Column[8:0]							M0	
						Bk[1:0]			Row[12:0]										Column[9:0]							M0	
						Bk[1:0]			Row[12:0]										Column[10:0]							M0	

- Notes:
1. M0 is the byte address inside a 16-bit half-word.
  2. Bk[1] = BA1, Bk[0] = BA0.

## 32.5 Product Dependencies

### 32.5.1 SDRAM Device Initialization


The initialization sequence is generated by software. The SDRAM devices are initialized by the following sequence:

1. Set the SDRAM features in the SDRAMC\_CR: asynchronous timings (TRC, TRAS, etc.), number of columns, rows, CAS latency, and the data bus width.
2. For mobile SDRAM, configure temperature-compensated self refresh (TCSR), drive strength (DS) and partial array self refresh (PASR) in the Low Power Register (SDRAMC\_LPR).
3. Select the SDRAM memory device type in the Memory Device Register (SDRAMC\_MDR).
4. A pause of at least 200  $\mu$ s must be observed before a signal toggle.
5. <sup>(1)</sup>A NOP command is issued to the SDRAM devices. The application must write a 1 to the MODE field in the Mode Register (SDRAMC\_MR). Perform a write access to any SDRAM address.
6. An All Banks Precharge command is issued to the SDRAM. The application must write a 2 to the MODE field in SDRAMC\_MR. Perform a write access to any SDRAM address.
7. Eight auto-refresh (CBR) cycles are provided. The application must set the MODE field to 4 in SDRAMC\_MR and perform a write access to any SDRAM location eight times.
8. A Mode Register set (MRS) cycle is issued to program the parameters of the SDRAM, in particular CAS latency and burst length. The application must write a 3 to the MODE field in SDRAMC\_MR and perform a write access to the SDRAM. The write address must be chosen so that BA[1:0] are set to 0. For example, with a 16-bit 128 MB SDRAM (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access should be done at the address 0x70000000.
9. For mobile SDRAM initialization, an Extended Mode Register set (EMRS) cycle is issued to program the SDRAM parameters (TCSR, PASR, DS). The application must set the MODE field to 5 in SDRAMC\_MR and perform a write access to the SDRAM. The write address must be chosen so that BA[1] or BA[0] are set to 1. For example, with a 16-bit 128 MB SDRAM, (12 rows, 9 columns, 4 banks) bank address the SDRAM write access should be done at the address 0x70800000 or 0x70400000.
10. The application must go into Normal mode. Configure MODE to 0 in SDRAMC\_MR. Perform a write access at any location in the SDRAM.
11. Write the refresh rate into the COUNT field in the SDRAMC Refresh Timer Register (SDRAMC\_TR). (Refresh rate = delay between refresh cycles). The SDRAM device requires a refresh every 15.625  $\mu$ s or 7.81  $\mu$ s. With a 100 MHz frequency, the Refresh Timer Register must be set with the value 1562 (15.625  $\mu$ s x 100 MHz) or 781 (7.81  $\mu$ s x 100 MHz).

After initialization, the SDRAM devices are fully functional.

Note: 1. The instructions stated in [Step 5](#) of the initialization process must be respected in order for the subsequent commands issued by the SDRAMC to be taken into account.

**Figure 32-1. SDRAM Device Initialization Sequence**



### 32.5.2 I/O Lines

The pins used for interfacing the SDRAMC may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the SDRAMC pins to their peripheral function. If I/O lines of the SDRAMC are not used by the application, they can be used for other purposes by the PIO Controller.

**Table 32-5. I/O Lines**

Instance	Signal	I/O Line	Peripheral
SDRAMC	A0/NBS0	PC18	A
SDRAMC	A1	PC19	A
SDRAMC	A2	PC20	A
SDRAMC	A3	PC21	A
SDRAMC	A4	PC22	A
SDRAMC	A5	PC23	A
SDRAMC	A6	PC24	A
SDRAMC	A7	PC25	A
SDRAMC	A8	PC26	A
SDRAMC	A9	PC27	A
SDRAMC	A10	PC28	A
SDRAMC	A11	PC29	A
SDRAMC	A12	PC30	A

**Table 32-5. I/O Lines**

SDRAMC	A13	PC31	A
SDRAMC	A14	PA18	C
SDRAMC	A15	PA19	C
SDRAMC	A16/BA0	PA20	C
SDRAMC	A17/BA1	PA0	C
SDRAMC	A18	PA1	C
SDRAMC	A19	PA23	C
SDRAMC	A20	PA24	C
SDRAMC	A21/NANDALE	PC16	A
SDRAMC	A22/NANDCLE	PC17	A
SDRAMC	A23	PA25	C
SDRAMC	CAS	PD17	C
SDRAMC	D0	PC0	A
SDRAMC	D1	PC1	A
SDRAMC	D2	PC2	A
SDRAMC	D3	PC3	A
SDRAMC	D4	PC4	A
SDRAMC	D5	PC5	A
SDRAMC	D6	PC6	A
SDRAMC	D7	PC7	A
SDRAMC	D8	PE0	A
SDRAMC	D9	PE1	A
SDRAMC	D10	PE2	A
SDRAMC	D11	PE3	A
SDRAMC	D12	PE4	A
SDRAMC	D13	PE5	A
SDRAMC	D14	PA15	A
SDRAMC	D15	PA16	A
SDRAMC	NANDOE	PC9	A
SDRAMC	NANDWE	PC10	A
SDRAMC	NCS0	PC14	A
SDRAMC	NCS1/SDCS	PC15	A
SDRAMC	NCS1/SDCS	PD18	A
SDRAMC	NCS2	PA22	C
SDRAMC	NCS3	PC12	A
SDRAMC	NCS3	PD19	A
SDRAMC	NRD	PC11	A
SDRAMC	NWAIT	PC13	A

**Table 32-5. I/O Lines**

SDRAMC	NWR0/NWE	PC8	A
SDRAMC	NWR1/NBS1	PD15	C
SDRAMC	RAS	PD16	C
SDRAMC	SDA10	PC13	C
SDRAMC	SDA10	PD13	C
SDRAMC	SDCK	PD23	C
SDRAMC	SDCKE	PD14	C
SDRAMC	SDWE	PD29	C

### 32.5.3 Power Management

The SDRAMC may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SDRAMC clock.

The SDRAM clock on pin SDCK is output as soon as the first access to the SDRAM is made during the initialization phase. To stop the SDRAM clock signal, the SDRAMC\_LPR must be programmed with the self-refresh command.

### 32.5.4 Interrupt Sources

The SDRAMC interrupt (Refresh Error notification) is connected to the memory controller. This interrupt may be ORed with other system peripheral interrupt lines and is finally provided as the system interrupt source (Source 1) to the interrupt controller.

Using the SDRAMC interrupt requires the interrupt controller to be programmed first.

**Table 32-6. Peripheral IDs**

Instance	ID
SDRAMC	62




## 32.6 Functional Description

### 32.6.1 SDRAM Controller Write Cycle

The SDRAMC allows burst access or single access. In both cases, the SDRAMC keeps track of the active row in each bank, thus maximizing performance. To initiate a burst access, the SDRAMC uses the transfer type signal provided by the master requesting the access. If the next access is a sequential write access, writing to the SDRAM device is carried out. If the next access is a write-sequential access, but the current access is to a boundary page, or if the next access is in another row, then the SDRAMC generates a precharge command, activates the new row and initiates a write command. To comply with SDRAM timing parameters, additional clock cycles are inserted between precharge and active commands ( $t_{RP}$ ), and between active and write commands ( $t_{RCD}$ ). For definition of these timing parameters, refer to the “[SDRAMC Configuration Register](#)” on page 419. Refer to [Figure 32-2](#).

Figure 32-2. Write Burst SDRAM Access




### 32.6.2 SDRAM Controller Read Cycle

The SDRAMC allows burst access, incremental burst of unspecified length or single access. In all cases, the SDRAMC keeps track of the active row in each bank, thus maximizing performance of the SDRAM. If row and bank addresses do not match the previous row/bank address, then the SDRAMC automatically generates a precharge command, activates the new row and starts the read command. To comply with the SDRAM timing parameters, additional clock cycles on SDCK are inserted between precharge and active commands ( $t_{RP}$ ), and between active and read commands ( $t_{RCD}$ ). These two parameters are set in the SDRAMC\_CR. After a read command, additional wait states are generated to comply with the CAS latency (1, 2 or 3 clock delays specified in the SDRAMC\_CR).

For a single access or an incremented burst of unspecified length, the SDRAMC anticipates the next access. While the last value of the column is returned by the SDRAMC on the bus, the SDRAMC anticipates the read to the next column and thus anticipates the CAS latency. This reduces the effect of the CAS latency on the internal bus.

For burst access of specified length (4, 8, 16 words), access is not anticipated. This case leads to the best performance. If the burst is broken (border, busy mode, etc.), the next access is handled as an incrementing burst of unspecified length.


Figure 32-3. Read Burst SDRAM Access



### 32.6.3 Border Management

When the memory row boundary has been reached, an automatic page break is inserted. In this case, the SDRAMC generates a precharge command, activates the new row and initiates a read or write command. To comply with SDRAM timing parameters, an additional clock cycle is inserted between the precharge and the active command ( $t_{RP}$ ) and between the active and the read command ( $t_{RCD}$ ). Refer to [Figure 32-4](#).

**Figure 32-4. Read Burst with Boundary Row Access**




### 32.6.4 SDRAM Controller Refresh Cycles

An auto-refresh command is used to refresh the SDRAM device. Refresh addresses are generated internally by the SDRAM device and incremented after each auto-refresh automatically. The SDRAMC generates these auto-refresh commands periodically. An internal timer is loaded with the value in SDRAMC\_TR that indicates the number of clock cycles between refresh cycles.

A refresh error interrupt is generated when the previous auto-refresh command did not perform. It is acknowledged by reading the Interrupt Status Register (SDRAMC\_ISR).

When the SDRAMC initiates a refresh of the SDRAM device, internal memory accesses are not delayed. However, if the processor tries to access the SDRAM, the slave indicates that the device is busy and the master is held by a wait signal. Refer to [Figure 32-5](#).

**Figure 32-5. Refresh Cycle Followed by a Read Access**



### 32.6.5 Power Management

Three low-power modes are available:

- Self-refresh mode: The SDRAM executes its own Auto-refresh cycle without control of the SDRAMC. Current drained by the SDRAM is very low.
- Power-down mode: Auto-refresh cycles are controlled by the SDRAMC. Between auto-refresh cycles, the SDRAM is in power-down. Current drained in Power-down mode is higher than in Self-refresh Mode.
- Deep Power-down mode: (Only available with Mobile SDRAM) The SDRAM contents are lost, but the SDRAM does not drain any current.

The SDRAMC activates one low-power mode as soon as the SDRAM device is not selected. It is possible to delay the entry in self-refresh and power-down mode after the last access by programming a timeout value in the SDRAMC\_LPR.

### 32.6.5.1 Self-refresh Mode


This mode is selected by configuring the LPCB field to 1 in SDRAMC\_LPR. In Self-refresh mode, the SDRAM device retains data without external clocking and provides its own internal clocking, thus performing its own auto-refresh cycles. All the inputs to the SDRAM device become “don’t care” except SDCKE, which remains low. As soon as the SDRAM device is selected, the SDRAMC provides a sequence of commands and exits self-refresh mode.

Some low-power SDRAMs (e.g., mobile SDRAM) can refresh only one-quarter or a half quarter or all banks of the SDRAM array. This feature reduces the self-refresh current. To configure this feature, Temperature Compensated Self Refresh (TCSR), Partial Array Self Refresh (PASR) and Drive Strength (DS) parameters must be set in the SDRAMC\_LPR and transmitted to the low-power SDRAM during initialization.

After initialization, as soon as PASR/DS/TCSR fields are modified and Self-refresh mode is activated, the Extended Mode Register is accessed automatically and PASR/DS/TCSR bits are updated before entry into self-refresh mode. This feature is not supported when SDRAMC shares an external bus with another controller.

The SDRAM device must remain in self-refresh mode for a minimum period of  $t_{RAS}$  and may remain in self-refresh mode for an indefinite period. Refer to [Figure 32-6](#).

**Figure 32-6. Self-refresh Mode Behavior**




### 32.6.5.2 Low-power Mode

This mode is selected by configuring the LPCB field to 2 in the SDRAMC\_LPR. Power consumption is greater than in self-refresh mode. All the input and output buffers of the SDRAM device are deactivated except SDCKE, which remains low. In contrast to self-refresh mode, the SDRAM device cannot remain in low-power mode longer than the refresh period (64 ms for a whole device refresh operation). As no auto-refresh operations are performed by the SDRAM itself, the SDRAMC carries out the refresh operation. The exit procedure is faster than in self-refresh mode.

Refer to [Figure 32-7](#).

**Figure 32-7. Low-power Mode Behavior**




### 32.6.5.3 Deep Power-down Mode

This mode is selected by configuring the LPCB field to 3 in the SDRAMC\_LPR. When this mode is activated, all internal voltage generators inside the SDRAM are stopped and all data is lost.

When this mode is enabled, the application must not access to the SDRAM until a new initialization sequence is done (see “[SDRAM Device Initialization](#)” on page 405).

Refer to [Figure 32-8](#).

**Figure 32-8. Deep Power-down Mode Behavior**



### 32.6.6 Scrambling/Unscrambling Function

The external data bus can be scrambled in order to prevent intellectual property data located in off-chip memories from being easily recovered by analyzing data at the package pin level of either microcontroller or memory device.

The scrambling and unscrambling are performed on-the-fly without additional wait states.

The scrambling/unscrambling function can be enabled or disabled by configuring the SDR\_SE bit in the SDRAMC OCMS Register (SDRAMC\_OCMS). This bit cannot be re-configured as long as the external memory device is powered.

The scrambling method depends on two user-configurable key registers, SDRAMC\_OCMS\_KEY1 and SDRAMC\_OCMS\_KEY2 plus a random value depending on device processing characteristics. These key registers are only accessible in Write mode.

The scrambling user key or the seed for key generation must be securely stored in a reliable non-volatile memory in order to recover data from the off-chip memory. Any data scrambled with a given key cannot be recovered if the key is lost.

When multiple chip selects are handled, it is possible to configure the scrambling function per chip select using the OCMS field in the SDRAMC\_OCMS registers.

## 32.7 SDRAM Controller (SDRAMC) User Interface

**Table 32-7. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	SDRAMC Mode Register	SDRAMC_MR	Read/Write	0x00000000
0x04	SDRAMC Refresh Timer Register	SDRAMC_TR	Read/Write	0x00000000
0x08	SDRAMC Configuration Register	SDRAMC_CR	Read/Write	0x852372C0
0x10	SDRAMC Low Power Register	SDRAMC_LPR	Read/Write	0x00000000
0x14	SDRAMC Interrupt Enable Register	SDRAMC_IER	Write-only	–
0x18	SDRAMC Interrupt Disable Register	SDRAMC_IDR	Write-only	–
0x1C	SDRAMC Interrupt Mask Register	SDRAMC_IMR	Read-only	0x00000000
0x20	SDRAMC Interrupt Status Register	SDRAMC_ISR	Read-only	0x00000000
0x24	SDRAMC Memory Device Register	SDRAMC_MDR	Read/Write	0x00000000
0x28	SDRAMC Configuration Register 1	SDRAMC_CFR1	Read/Write	0x00000002
0x2C	SDRAMC OCMS Register	SDRAMC_OCMS	Read/Write	0x00000000
0x30	SDRAMC OCMS KEY1 Register	SDRAMC_OCMS_KEY1	Write-only	–
0x34	SDRAMC OCMS KEY2 Register	SDRAMC_OCMS_KEY2	Write-only	–
0x38–0xFC	Reserved	–	–	–

Note: All unlisted offset values are considered as 'reserved'.



### 32.7.1 SDRAMC Mode Register

**Name:** SDRAMC\_MR

**Address:** 0x40084000

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	MODE		

- **MODE: SDRAMC Command Mode**

This field defines the command issued by the SDRAMC when the SDRAM device is accessed.

Value	Name	Description
0	NORMAL	Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM.
1	NOP	The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
2	ALLBANKS_PRECHARGE	The SDRAMC issues an “All Banks Precharge” command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
3	LOAD_MODEREG	The SDRAMC issues a “Load Mode Register” command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
4	AUTO_REFRESH	The SDRAMC issues an “Auto-Refresh” Command when the SDRAM device is accessed regardless of the cycle. Previously, an “All Banks Precharge” command must be issued. To activate this mode, command must be followed by a write to the SDRAM.
5	EXT_LOAD_MODEREG	The SDRAMC issues an “Extended Load Mode Register” command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the “Extended Load Mode Register” command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1.
6	DEEP_POWERDOWN	Deep power-down mode. Enters deep power-down mode.

### 32.7.2 SDRAMC Refresh Timer Register

**Name:** SDRAMC\_TR

**Address:** 0x40084004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	COUNT			
7	6	5	4	3	2	1	0
COUNT							

- **COUNT: SDRAMC Refresh Timer Count**

This 12-bit field is loaded into a timer that generates the refresh pulse. Each time the refresh pulse is generated, a refresh burst is initiated. The SDRAM device requires a refresh every 15.625  $\mu$ s or 7.81  $\mu$ s. With a 100 MHz frequency, the Refresh Timer Counter Register must be set with the value 1562 (15.625  $\mu$ s x 100 MHz) or 781 (7.81  $\mu$ s x 100 MHz).

To refresh the SDRAM device, this 12-bit field must be written. If this condition is not satisfied, no refresh command is issued and no refresh of the SDRAM device is carried out.

### 32.7.3 SDRAMC Configuration Register

**Name:** SDRAMC\_CR

**Address:** 0x40084008

**Access:** Read/Write

31	30	29	28	27	26	25	24
TXSR				TRAS			
23	22	21	20	19	18	17	16
TRCD				TRP			
15	14	13	12	11	10	9	8
TRC_TRFC				TWR			
7	6	5	4	3	2	1	0
DBW	CAS		NB	NR		NC	

**Warning:** Bit 7 (DBW) must always be set when programming the SDRAMC\_CR.

- **NC: Number of Column Bits**

Reset value is 8 column bits.

Value	Name	Description
0	COL8	8 column bits
1	COL9	9 column bits
2	COL10	10 column bits
3	COL11	11 column bits

- **NR: Number of Row Bits**

Reset value is 11 row bits.

Value	Name	Description
0	ROW11	11 row bits
1	ROW12	12 row bits
2	ROW13	13 row bits
3	–	Reserved

- **NB: Number of Banks**

Reset value is two banks.

Value	Name	Description
0	BANK2	2 banks
1	BANK4	4 banks

- **CAS: CAS Latency**

Reset value is two cycles. In the SDRAMC, only a CAS latency of one, two and three cycles are managed.

Value	Name	Description
0	LATENCY1	1 cycle CAS latency
1	LATENCY2	2 cycle CAS latency
2	LATENCY3	3 cycle CAS latency
3	–	Reserved

- **DBW: Data Bus Width**

Reset value is 16 bits.

This bit defines the Data Bus Width, which is 16 bits. It must be set to 1.

- **TWR: Write Recovery Delay**

Reset value is two cycles.

This field defines the Write Recovery Time in number of cycles. Number of cycles is between 0 and 15.

- **TRC\_TRFC: Row Cycle Delay and Row Refresh Cycle**

Reset value is seven cycles.

This field defines two timings:

- the delay ( $t_{RFC}$ ) between two Refresh commands and between a Refresh command and an Activate command
- and the delay ( $t_{RC}$ ) between two Active commands in number of cycles.

The number of cycles is between 0 and 15. The end user must program  $\max\{t_{RC}, t_{RFC}\}$ .

- **TRP: Row Precharge Delay**

Reset value is three cycles.

This field defines the delay between a Precharge Command and another Command in number of cycles. Number of cycles is between 0 and 15.

- **TRCD: Row to Column Delay**

Reset value is two cycles.

This field defines the delay between an Activate Command and a Read/Write Command in number of cycles. Number of cycles is between 0 and 15.

- **TRAS: Active to Precharge Delay**

Reset value is five cycles.

This field defines the delay between an Activate Command and a Precharge Command in number of cycles. Number of cycles is between 0 and 15.

- **TXSR: Exit Self Refresh to Active Delay**

Reset value is eight cycles.

This field defines the delay between SCKE set high and an Activate Command in number of cycles. Number of cycles is between 0 and 15.

### 32.7.4 SDRAMC Low Power Register

**Name:** SDRAMC\_LPR

**Address:** 0x40084010

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	TIMEOUT		DS		TCSR	
7	6	5	4	3	2	1	0
–	PASR			–	–	LPCB	

#### • LPCB: Low-power Configuration Bits

Value	Name	Description
0	DISABLED	Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device.
1	SELF_REFRESH	The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access.
2	POWER_DOWN	The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down Mode when accessed and enters it after the access.
3	DEEP_POWER_DOWN	The SDRAMC issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM.

#### • PASR: Partial Array Self-refresh (only for low-power SDRAM)

PASR parameter is transmitted to the SDRAM during initialization to specify whether only one quarter, one half or all banks of the SDRAM array are enabled. Disabled banks are not refreshed in self-refresh mode. This parameter must be set according to the SDRAM device specification.

After initialization, as soon as PASR field is modified and self-refresh mode is activated, the Extended Mode Register is accessed automatically and PASR bits are updated before entry in self-refresh mode. This feature is not supported when SDRAMC shares an external bus with another controller.

#### • TCSR: Temperature Compensated Self-Refresh (only for low-power SDRAM)

TCSR parameter is transmitted to the SDRAM during initialization to set the refresh interval during self-refresh mode depending on the temperature of the low-power SDRAM. This parameter must be set according to the SDRAM device specification.

After initialization, as soon as TCSR field is modified and self-refresh mode is activated, the Extended Mode Register is accessed automatically and TCSR bits are updated before entry in self-refresh mode. This feature is not supported when SDRAMC shares an external bus with another controller.

- **DS: Drive Strength (only for low-power SDRAM)**

DS parameter is transmitted to the SDRAM during initialization to select the SDRAM strength of data output. This parameter must be set according to the SDRAM device specification.

After initialization, as soon as DS field is modified and self-refresh mode is activated, the Extended Mode Register is accessed automatically and DS bits are updated before entry in self-refresh mode. This feature is not supported when SDRAMC shares an external bus with another controller.

- **TIMEOUT: Time to Define When Low-power Mode Is Enabled**

Value	Name	Description
0	LP_LAST_XFER	The SDRAMC activates the SDRAM low-power mode immediately after the end of the last transfer.
1	LP_LAST_XFER_64	The SDRAMC activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.
2	LP_LAST_XFER_128	The SDRAMC activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.
3	–	Reserved

### 32.7.5 SDRAMC Interrupt Enable Register

**Name:** SDRAMC\_IER

**Address:** 0x40084014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	RES

- **RES: Refresh Error Status**

0: No effect.

1: Enables the refresh error interrupt.

### 32.7.6 SDRAMC Interrupt Disable Register

**Name:** SDRAMC\_IDR

**Address:** 0x40084018

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	RES

- **RES: Refresh Error Status**

0: No effect.

1: Disables the refresh error interrupt.



### 32.7.7 SDRAMC Interrupt Mask Register

**Name:** SDRAMC\_IMR

**Address:** 0x4008401C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	RES

- **RES: Refresh Error Status**

0: The refresh error interrupt is disabled.

1: The refresh error interrupt is enabled.

### 32.7.8 SDRAMC Interrupt Status Register

**Name:** SDRAMC\_ISR

**Address:** 0x40084020

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	RES

- **RES: Refresh Error Status (cleared on read)**

0: No refresh error has been detected since the register was last read.

1: A refresh error has been detected since the register was last read.

### 32.7.9 SDRAMC Memory Device Register

**Name:** SDRAMC\_MDR

**Address:** 0x40084024

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	MD	

• **MD: Memory Device Type**

Value	Name	Description
0	SDRAM	SDRAM
1	LPSDRAM	Low-power SDRAM
2	–	Reserved
3	–	Reserved

### 32.7.10 SDRAMC Configuration Register 1

**Name:** SDRAMC\_CFR1

**Address:** 0x40084028

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	UNAL	
7	6	5	4	3	2	1	0	
–	–	–	–	TMRD				

- **TMRD: Load Mode Register Command to Active or Refresh Command**

Reset value is 2 cycles.

This field defines the delay between a “Load Mode Register” command and an active or refresh command in number of cycles. Number of cycles is between 0 and 15.

- **UNAL: Support Unaligned Access**

Value	Name	Description
0	UNSUPPORTED	Unaligned access is not supported.
1	SUPPORTED	Unaligned access is supported.

This mode is enabled with masters which have an AXI interface.

### 32.7.11 SDRAMC OCMS Register

**Name:** SDRAMC\_OCMS

**Address:** 0x4008402C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SDR_SE

- **SDR\_SE: SDRAM Memory Controller Scrambling Enable**

0: Disables off-chip scrambling for SDR-SDRAM access.


1: Enables off-chip scrambling for SDR-SDRAM access.

### 32.7.12 SDRAMC OCMS KEY1 Register

**Name:** SDRAMC\_OCMS\_KEY1

**Address:** 0x40084030

**Access:** Write-once



- **KEY1: Off-chip Memory Scrambling (OCMS) Key Part 1**


When off-chip memory scrambling is enabled, the data scrambling depends on KEY1 and KEY2 values.

### 32.7.13 SDRAMC OCMS KEY2 Register

**Name:** SDRAMC\_OCMS\_KEY2

**Address:** 0x40084034

**Access:** Write-once



- **KEY2: Off-chip Memory Scrambling (OCMS) Key Part 2**

When off-chip memory scrambling is enabled, the data scrambling depends on KEY1 and KEY2 values.

## 33. Static Memory Controller (SMC)

### 33.1 Description

The External Bus Interface (EBI) is designed to ensure the successful data transfer between several external devices and the ARM-based microcontroller. The Static Memory Controller (SMC) is part of the EBI.

This SMC can handle several types of external memory and peripheral devices, such as SRAM, PSRAM, PROM, EPROM, EEPROM, LCD Module, NOR Flash and NAND Flash.

The SMC generates the signals that control the access to the external memory devices or peripheral devices. It has 4 Chip Selects, a 24-bit address bus, and a configurable 8 or 16-bit data bus. Separate read and write control signals allow for direct memory and peripheral interfacing. Read and write signal waveforms are fully adjustable.

The SMC can manage wait requests from external devices to extend the current access. The SMC is provided with an automatic Slow clock mode. In Slow clock mode, it switches from user-programmed waveforms to slow-rate specific waveforms on read and write signals. The SMC supports asynchronous burst read in Page mode access for page sizes up to 32 bytes.

The External Data Bus can be scrambled/unscrambled by means of user keys.

### 33.2 Embedded Characteristics

- Four Chip Selects Available
- 16-Mbyte Address Space per Chip Select
- 8-bit or 16-bit Data Bus
- Zero Wait State Scrambling/Unscrambling Function with User Key
- Word, Halfword, Byte Transfers
- Byte Write or Byte Select Lines
- Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select
- Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select
- Programmable Data Float Time per Chip Select
- External Wait Request
- Automatic Switch to Slow Clock Mode
- Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes
- Register Write Protection



## 33.3 I/O Lines Description

Table 33-1. I/O Line Description

Name	Description	Type	Active Level
NCS[3:0]	Static Memory Controller Chip Select Lines	Output	Low
NRD	Read Signal	Output	Low
NWR0/NWE	Write 0/Write Enable Signal	Output	Low
NWR1/NBS1	Write 1/Byte 1 Select Signal	Output	Low
A0/NBS0	Address Bit 0/Byte 0 Select Signal	Output	Low
A[23:1]	Address Bus	Output	–
D[15:0]	Data Bus	I/O	–
NWAIT	External Wait Signal	Input	Low
NANDCS	NAND Flash Chip Select Line	Output	Low
NANDOE	NAND Flash Output Enable	Output	Low
NANDWE	NAND Flash Write Enable	Output	Low
NANDALE	NAND Flash Address Latch Enable	Output	–
NANDCLE	NAND Flash Command Latch Enable	Output	–

## 33.4 Product Dependencies

### 33.4.1 I/O Lines

The pins used for interfacing the SMC are multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the SMC pins to their peripheral function. If I/O Lines of the SMC are not used by the application, they can be used for other purposes by the PIO Controller.

Table 33-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SMC	A0/NBS0	PC18	A
SMC	A1	PC19	A
SMC	A2	PC20	A
SMC	A3	PC21	A
SMC	A4	PC22	A
SMC	A5	PC23	A
SMC	A6	PC24	A
SMC	A7	PC25	A
SMC	A8	PC26	A
SMC	A9	PC27	A
SMC	A10	PC28	A
SMC	A11	PC29	A
SMC	A12	PC30	A
SMC	A13	PC31	A

**Table 33-2. I/O Lines**

SMC	A14	PA18	C
SMC	A15	PA19	C
SMC	A16/BA0	PA20	C
SMC	A17/BA1	PA0	C
SMC	A18	PA1	C
SMC	A19	PA23	C
SMC	A20	PA24	C
SMC	A21/NANDALE	PC16	A
SMC	A22/NANDCLE	PC17	A
SMC	A23	PA25	C
SMC	CAS	PD17	C
SMC	D0	PC0	A
SMC	D1	PC1	A
SMC	D2	PC2	A
SMC	D3	PC3	A
SMC	D4	PC4	A
SMC	D5	PC5	A
SMC	D6	PC6	A
SMC	D7	PC7	A
SMC	D8	PE0	A
SMC	D9	PE1	A
SMC	D10	PE2	A
SMC	D11	PE3	A
SMC	D12	PE4	A
SMC	D13	PE5	A
SMC	D14	PA15	A
SMC	D15	PA16	A
SMC	NANDOE	PC9	A
SMC	NANDWE	PC10	A
SMC	NCS0	PC14	A
SMC	NCS1/SDCS	PC15	A
SMC	NCS1/SDCS	PD18	A
SMC	NCS2	PA22	C
SMC	NCS3	PC12	A
SMC	NCS3	PD19	A
SMC	NRD	PC11	A
SMC	NWAIT	PC13	A
SMC	NWR0/NWE	PC8	A

**Table 33-2. I/O Lines**

SMC	NWR1/NBS1	PD15	C
SMC	RAS	PD16	C
SMC	SDA10	PC13	C
SMC	SDA10	PD13	C
SMC	SDCK	PD23	C
SMC	SDCKE	PD14	C
SMC	SDWE	PD29	C

### 33.4.2 Power Management

The SMC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SMC clock.

## 33.5 Multiplexed Signals

**Table 33-3. Static Memory Controller (SMC) Multiplexed Signals**


Multiplexed Signals		Related Function
NWR0	NWE	Byte-write or Byte-select access. See <a href="#">Section 33.7.2.1 "Byte Write Access"</a> and <a href="#">Section 33.7.2.2 "Byte Select Access"</a>
A0	NBS0	8-bit or 16-bit data bus. See <a href="#">Section 33.7.1 "Data Bus Width"</a>
NWR1	NBS1	Byte-write or Byte-select access. See <a href="#">Section 33.7.2.1 "Byte Write Access"</a> and <a href="#">Section 33.7.2.2 "Byte Select Access"</a>
A22	NANDCLE	NAND Flash Command Latch Enable
A21	NANDALE	NAND Flash Address Latch Enable

## 33.6 External Memory Mapping

The SMC provides up to 24 address lines, A[23:0]. This allows each chip select line to address up to 16 Mbytes of memory.

If the physical memory device connected on one chip select is smaller than 16 Mbytes, it wraps around and appears to be repeated within this space. The SMC correctly handles any valid access to the memory device within the page (see [Figure 33-1](#)).

**Figure 33-1. Memory Connections for Four External Devices**



## 33.7 Connection to External Devices

### 33.7.1 Data Bus Width

A data bus width of 8 or 16 bits can be selected for each chip select. This option is controlled by the bit DBW in the SMC MODE register (SMC\_MODE) for the corresponding chip select.

Figure 33-2 shows how to connect a 512-Kbyte x 8-bit memory on NCS2. Figure 33-3 shows how to connect a 512-Kbyte x 16-bit memory on NCS2.

Figure 33-2. Memory Connection for an 8-bit Data Bus





Figure 33-3. Memory Connection for a 16-bit Data Bus



### 33.7.2 Byte Write or Byte Select Access

Each chip select with a 16-bit data bus can operate with one of two different types of write access: Byte Write or Byte Select. This is controlled by the BAT bit of the SMC\_MODE register for the corresponding chip select.

#### 33.7.2.1 Byte Write Access

Byte Write Access is used to connect 2 x 8-bit devices as a 16-bit memory, and supports one write signal per byte of the data bus and a single read signal.

Note that the SMC does not allow boot in Byte Write Access mode.


For 16-bit devices, the SMC provides NWR0 and NWR1 write signals for respectively Byte0 (lower byte) and Byte1 (upper byte) of a 16-bit bus. One single read signal (NRD) is provided.

#### 33.7.2.2 Byte Select Access

Byte Select Access is used to connect one 16-bit device. In this mode, read/write operations can be enabled/disabled at Byte level. One Byte-select line per byte of the data bus is provided. One NRD and one NWE signal control read and write.

For 16-bit devices, the SMC provides NBS0 and NBS1 selection signals for respectively Byte0 (lower byte) and Byte1 (upper byte) of a 16-bit bus.

**Figure 33-4. Connection of 2 x 8-bit Devices on a 16-bit Bus: Byte Write Option**



### 33.7.2.3 Signal Multiplexing

Depending on the Byte Access Type (BAT), only the write signals or the byte select signals are used. To save IOs at the external bus interface, control signals at the SMC interface are multiplexed. Table 33-4 shows signal multiplexing depending on the data bus width and the Byte Access Type.

For 16-bit devices, bit A0 of address is unused. When Byte Select Option is selected, NWR1 is unused. When Byte Write option is selected, NBS0 is unused.

**Table 33-4. SMC Multiplexed Signal Translation**

Device Type	Signal Name		
	16-bit Bus		8-bit Bus
	1 x 16-bit	2 x 8-bit	1 x 8-bit
Byte Access Type (BAT)	Byte Select	Byte Write	–
NBS0_A0	NBS0	–	A0
NWE_NWR0	NWE	NWR0	NWE
NBS1_NWR1	NBS1	NWR1	–
A1	A1	A1	A1

### 33.7.3 NAND Flash Support


The SMC integrates circuitry that interfaces to NAND Flash devices.

The NAND Flash logic is driven by the SMC. It depends on the programming of the SMC\_NFCSx field in the CCFG\_SMCNFCS register on the Bus Matrix User Interface. For details on this register, refer to [Section 17. "Bus Matrix \(MATRIX\)"](#) Access to an external NAND Flash device via the address space reserved to the chip select programmed.

The user can connect up to four NAND Flash devices with separate chip selects.

The NAND Flash logic drives the read and write command signals of the SMC on the NANDOE and NANDWE signals when the NCSx programmed is active. NANDOE and NANDWE are disabled as soon as the transfer address fails to lie in the NCSx programmed address space.

**Figure 33-5. NAND Flash Signal Multiplexing on SMC Pins**



\* in CCFG\_SMCNFCS Matrix register

Note: When the NAND Flash logic is activated, (SMC\_NFCSx=1), the NWE pin cannot be used in PIO mode but only in Peripheral mode (NWE function). If the NWE function is not used for other external memories (SRAM, LCD), it must be configured in one of the following modes:

- PIO Input with pull-up enabled (default state after reset)
- PIO Output set at level 1


The address latch enable and command latch enable signals on the NAND Flash device are driven by address bits A22 and A21 of the address bus. Any bit of the address bus can also be used for this purpose. The command, address or data words on the data bus of the NAND Flash device use their own addresses within the NCSx address space (configured by the register CCFG\_SMCNFCS on the Bus Matrix User Interface). The chip enable (CE) signal of the device and the ready/busy (R/B) signals are connected to PIO lines. The CE signal then remains asserted even when NCS3 is not selected, preventing the device from returning to Standby mode. The NANDCS output signal should be used in accordance with the external NAND Flash device type.

Two types of CE behavior exist depending on the NAND Flash device:

- Standard NAND Flash devices require that the CE pin remains asserted Low continuously during the read busy period to prevent the device from returning to Standby mode. Since the SMC asserts the NCSx signal High, it is necessary to connect the CE pin of the NAND Flash device to a GPIO line, in order to hold it low during the busy period preceding data read out.
- This restriction has been removed for “CE don’t care” NAND Flash devices. The NCSx signal can be directly connected to the CE pin of the NAND Flash device.

[Figure 33-6](#) illustrates both topologies: Standard and “CE don’t care” NAND Flash.

**Figure 33-6. Standard and “CE don’t care” NAND Flash Application Examples**





## 33.8 Application Example


### 33.8.1 Implementation Examples

Hardware configurations are given for illustration only. The user should refer to the manufacturer web site to check for memory device availability.

For hardware implementation examples, refer to the evaluation kit schematics for this microcontroller, which show examples of a connection to an LCD module and NAND Flash.

#### 33.8.1.1 8-bit NAND Flash

##### Hardware Configuration



##### Software Configuration


Perform the following configuration:

1. Assign the SMC\_NFCSx (for example SMC\_NFCS3) field in the CCFG\_SMCNFCS register on the Bus Matrix User Interface.
2. Reserve A21 / A22 for ALE / CLE functions. Address and Command Latches are controlled by setting the address bits A21 and A22, respectively, during accesses.
3. NANDOE and NANDWE signals are multiplexed with PIO lines. Thus, the dedicated PIOs must be programmed in Peripheral mode in the PIO controller.
4. Configure a PIO line as an input to manage the Ready/Busy signal.
5. Configure SMC CS3 Setup, Pulse, Cycle and Mode according to NAND Flash timings, the data bus width and the system bus frequency.

In this example, the NAND Flash is not addressed as a "CE don't care". To address it as a "CE don't care", connect NCS3 (if SMC\_NFCS3 is set) to the NAND Flash CE.

### 33.8.1.2 NOR Flash

#### Hardware Configuration



#### Software Configuration

Configure the SMC CS0 Setup, Pulse, Cycle and Mode depending on Flash timings and system bus frequency.

## 33.9 Standard Read and Write Protocols


In the following sections, the Byte Access Type is not considered. Byte select lines (NBS0 to NBS1) always have the same timing as the A address bus. NWE represents either the NWE signal in byte select access type or one of the byte write lines (NWR0 to NWR1) in byte write access type. NWR0 to NWR1 have the same timings and protocol as NWE. If D[15:8] are used, they have the same timing as D[7:0]. In the same way, NCS represents one of the NCS[0..3] chip select lines.

### 33.9.1 Read Waveforms

The read cycle is shown on [Figure 33-7](#).

The read cycle starts with the address setting on the memory address bus.

**Figure 33-7. Standard Read Cycle**



#### 33.9.1.1 NRD Waveform

The NRD signal is characterized by a setup timing, a pulse width and a hold timing.

- NRD\_SETUP—the NRD setup time is defined as the setup of address before the NRD falling edge;
- NRD\_PULSE—the NRD pulse length is the time between NRD falling edge and NRD rising edge;
- NRD\_HOLD—the NRD hold time is defined as the hold time of address after the NRD rising edge.

#### 33.9.1.2 NCS Waveform

The NCS signal can be divided into a setup time, pulse length and hold time:

- NCS\_RD\_SETUP—the NCS setup time is defined as the setup time of address before the NCS falling edge.
- NCS\_RD\_PULSE—the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- NCS\_RD\_HOLD—the NCS hold time is defined as the hold time of address after the NCS rising edge.

#### 33.9.1.3 Read Cycle

The NRD\_CYCLE time is defined as the total duration of the read cycle, i.e., from the time where address is set on the address bus to the point where address may change. The total read cycle time is equal to:

$$\text{NRD\_CYCLE} = \text{NRD\_SETUP} + \text{NRD\_PULSE} + \text{NRD\_HOLD} = \text{NCS\_RD\_SETUP} + \text{NCS\_RD\_PULSE} + \text{NCS\_RD\_HOLD}$$

All NRD and NCS timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NRD and NCS timings are consistent, user must define the total read cycle instead of the hold timing. NRD\_CYCLE implicitly defines the NRD hold time and NCS hold time as:


$$\text{NRD\_HOLD} = \text{NRD\_CYCLE} - \text{NRD\_SETUP} - \text{NRD\_PULSE}$$

$$\text{NCS\_RD\_HOLD} = \text{NRD\_CYCLE} - \text{NCS\_RD\_SETUP} - \text{NCS\_RD\_PULSE}$$

### 33.9.1.4 Null Delay Setup and Hold

If null setup and hold parameters are programmed for NRD and/or NCS, NRD and NCS remain active continuously in case of consecutive read cycles in the same memory (see [Figure 33-8](#)).

**Figure 33-8. No Setup, No Hold on NRD and NCS Read Signals**



### 33.9.1.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.


## 33.9.2 Read Mode

As NCS and NRD waveforms are defined independently of one other, the SMC needs to know when the read data is available on the data bus. The SMC does not compare NCS and NRD timings to know which signal rises first. The READ\_MODE parameter in the SMC\_MODE register of the corresponding chip select indicates which signal of NRD and NCS controls the read operation.

### 33.9.2.1 Read is Controlled by NRD (READ\_MODE = 1):

Figure 33-9 shows the waveforms of a read operation of a typical asynchronous RAM. The read data is available  $t_{PACC}$  after the falling edge of NRD, and turns to 'Z' after the rising edge of NRD. In this case, the READ\_MODE must be set to 1 (read is controlled by NRD), to indicate that data is available with the rising edge of NRD. The SMC samples the read data internally on the rising edge of Master Clock that generates the rising edge of NRD, whatever the programmed waveform of NCS may be.


Figure 33-9. READ\_MODE = 1: Data is sampled by SMC before the rising edge of NRD



### 33.9.2.2 Read is Controlled by NCS (READ\_MODE = 0)

Figure 33-10 shows the typical read cycle of an LCD module. The read data is valid  $t_{PACC}$  after the falling edge of the NCS signal and remains valid until the rising edge of NCS. Data must be sampled when NCS is raised. In that case, the READ\_MODE must be set to 0 (read is controlled by NCS): the SMC internally samples the data on the rising edge of Master Clock that generates the rising edge of NCS, whatever the programmed waveform of NRD may be.

Figure 33-10. READ\_MODE = 0: Data is sampled by SMC before the rising edge of NCS



### 33.9.3 Write Waveforms

The write protocol is similar to the read protocol. It is depicted in [Figure 33-11](#). The write cycle starts with the address setting on the memory address bus.

#### 33.9.3.1 NWE Waveforms

The NWE signal is characterized by a setup timing, a pulse width and a hold timing.

- NWE\_SETUP—the NWE setup time is defined as the setup of address and data before the NWE falling edge;
- NWE\_PULSE—the NWE pulse length is the time between NWE falling edge and NWE rising edge;
- NWE\_HOLD—the NWE hold time is defined as the hold time of address and data after the NWE rising edge.

#### 33.9.3.2 NCS Waveforms

The NCS signal waveforms in write operation are not the same that those applied in read operations, but are separately defined:

- NCS\_WR\_SETUP—the NCS setup time is defined as the setup time of address before the NCS falling edge.
- NCS\_WR\_PULSE—the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- NCS\_WR\_HOLD—the NCS hold time is defined as the hold time of address after the NCS rising edge.

**Figure 33-11. Write Cycle**



### 33.9.3.3 Write Cycle

The write\_cycle time is defined as the total duration of the write cycle, that is, from the time where address is set on the address bus to the point where address may change. The total write cycle time is equal to:

$$\text{NWE\_CYCLE} = \text{NWE\_SETUP} + \text{NWE\_PULSE} + \text{NWE\_HOLD} = \text{NCS\_WR\_SETUP} + \text{NCS\_WR\_PULSE} + \text{NCS\_WR\_HOLD}$$

All NWE and NCS (write) timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NWE and NCS timings are consistent, the user must define the total write cycle instead of the hold timing. This implicitly defines the NWE hold time and NCS (write) hold times as:


$$\text{NWE\_HOLD} = \text{NWE\_CYCLE} - \text{NWE\_SETUP} - \text{NWE\_PULSE}$$

$$\text{NCS\_WR\_HOLD} = \text{NWE\_CYCLE} - \text{NCS\_WR\_SETUP} - \text{NCS\_WR\_PULSE}$$

### 33.9.3.4 Null Delay Setup and Hold

If null setup parameters are programmed for NWE and/or NCS, NWE and/or NCS remain active continuously in case of consecutive write cycles in the same memory (see Figure 33-12). However, for devices that perform write operations on the rising edge of NWE or NCS, such as SRAM, either a setup or a hold must be programmed.

Figure 33-12. Null Setup and Hold Values of NCS and NWE in Write Cycle



### 33.9.3.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.

## 33.9.4 Write Mode


The bit WRITE\_MODE in the SMC\_MODE register of the corresponding chip select indicates which signal controls the write operation.



### 33.9.4.1 Write is Controlled by NWE (WRITE\_MODE = 1):

Figure 33-13 shows the waveforms of a write operation with WRITE\_MODE set . The data is put on the bus during the pulse and hold steps of the NWE signal. The internal data buffers are switched to Output mode after the NWE\_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NCS.


Figure 33-13. WRITE\_MODE = 1. The write operation is controlled by NWE



### 33.9.4.2 Write is Controlled by NCS (WRITE\_MODE = 0)

Figure 33-14 shows the waveforms of a write operation with WRITE\_MODE cleared. The data is put on the bus during the pulse and hold steps of the NCS signal. The internal data buffers are switched to Output mode after the NCS\_WR\_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NWE.

Figure 33-14. WRITE\_MODE = 0. The write operation is controlled by NCS



### 33.9.5 Register Write Protection

To prevent any single software error that may corrupt SMC behavior, the registers listed below can be write-protected by setting the WPEN bit in the SMC Write Protection Mode register (SMC\_WPMR).

If a write access in a write-protected register is detected, the WPVS flag in the SMC Write Protection Status register (SMC\_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is automatically cleared after reading the SSMC\_WPSR.

The following registers can be write-protected:

- “SMC Setup Register”
- “SMC Pulse Register”
- “SMC Cycle Register”
- “SMC MODE Register”

### 33.9.6 Coding Timing Parameters

All timing parameters are defined for one chip select and are grouped together in one SMC\_REGISTER according to their type.

The SMC\_SETUP register groups the definition of all setup parameters:

- NRD\_SETUP, NCS\_RD\_SETUP, NWE\_SETUP, NCS\_WR\_SETUP

The SMC\_PULSE register groups the definition of all pulse parameters:

- NRD\_PULSE, NCS\_RD\_PULSE, NWE\_PULSE, NCS\_WR\_PULSE

The SMC\_CYCLE register groups the definition of all cycle parameters:

- NRD\_CYCLE, NWE\_CYCLE

Table 33-5 shows how the timing parameters are coded and their permitted range.

**Table 33-5. Coding and Range of Timing Parameters**

Coded Value	Number of Bits	Effective Value	Permitted Range	
			Coded Value	Effective Value
setup [5:0]	6	128 x setup[5] + setup[4:0]	0 ≤ ≤ 31	0 ≤ ≤ 128+31
pulse [6:0]	7	256 x pulse[6] + pulse[5:0]	0 ≤ ≤ 63	0 ≤ ≤ 256+63
cycle [8:0]	9	256 x cycle[8:7] + cycle[6:0]	0 ≤ ≤ 127	0 ≤ ≤ 256+127
				0 ≤ ≤ 512+127
				0 ≤ ≤ 768+127

### 33.9.7 Reset Values of Timing Parameters

Table 33-6 gives the default value of timing parameters at reset.

**Table 33-6. Reset Values of Timing Parameters**

Register	Reset Value	Definition
SMC_SETUP	0x01010101	All setup timings are set to 1.
SMC_PULSE	0x01010101	All pulse timings are set to 1.
SMC_CYCLE	0x00030003	The read and write operations last 3 Master Clock cycles and provide one hold cycle.
WRITE_MODE	1	Write is controlled with NWE.
READ_MODE	1	Read is controlled with NRD.

### 33.9.8 Usage Restriction

The SMC does not check the validity of the user-programmed parameters. If the sum of SETUP and PULSE parameters is larger than the corresponding CYCLE parameter, this leads to unpredictable behavior of the SMC.

For read operations:

Null but positive setup and hold of address and NRD and/or NCS can not be guaranteed at the memory interface because of the propagation delay of these signals through external logic and pads. If positive setup and hold values must be verified, then it is strictly recommended to program non-null values so as to cover possible skews between address, NCS and NRD signals.

For write operations:

If a null hold value is programmed on NWE, the SMC can guarantee a positive hold of address and NCS signal after the rising edge of NWE. This is true for WRITE\_MODE = 1 only. See [Section 33.11.2 "Early Read Wait State"](#).

For read and write operations: a null value for pulse parameters is forbidden and may lead to unpredictable behavior.

In read and write cycles, the setup and hold time parameters are defined in reference to the address bus. For external devices that require setup and hold time between NCS and NRD signals (read), or between NCS and NWE signals (write), these setup and hold times must be converted into setup and hold times in reference to the address bus.

### 33.10 Scrambling/Unscrambling Function

The external data bus can be scrambled in order to prevent intellectual property data located in off-chip memories from being easily recovered by analyzing data at the package pin level of either microcontroller or memory device. The scrambling and unscrambling are performed on-the-fly without additional wait states.

The scrambling/unscrambling function can be enabled or disabled by configuring the CSxSE bits in the SMC OCMS Mode Register (SMC\_OCMS).

When multiple chip selects are handled, it is possible to configure the scrambling function per chip select using the CSxSE bits in the SMC\_OCMS register.

The scrambling method depends on two user-configurable key registers, SMC\_KEY1 and SMC\_KEY2 plus a random value depending on device processing characteristics. These key registers are only accessible in Write mode.

The scrambling user key or the seed for key generation must be securely stored in a reliable non-volatile memory in order to recover data from the off-chip memory. Any data scrambled with a given key cannot be recovered if the key is lost.

## 33.11 Automatic Wait States

Under certain circumstances, the SMC automatically inserts idle cycles between accesses to avoid bus contention or operation conflict.


### 33.11.1 Chip Select Wait States

The SMC always inserts an idle cycle between two transfers on separate chip selects. This idle cycle ensures that there is no bus contention between the de-activation of one device and the activation of the next one.

During chip select wait state, all control lines are turned inactive: NWR, NCS[0..3], NRD lines are all set to 1.

Figure 33-15 illustrates a chip select wait state between access on Chip Select 0 and Chip Select 2.

Figure 33-15. Chip Select Wait State between a Read Access on NCS0 and a Write Access on NCS2



### 33.11.2 Early Read Wait State


In some cases, the SMC inserts a wait state cycle between a write access and a read access to allow time for the write cycle to end before the subsequent read cycle begins. This wait state is not generated in addition to a chip select wait state. The early read cycle thus only occurs between a write and read access to the same memory device (same chip select).

An early read wait state is automatically inserted if at least one of the following conditions is valid:


- if the write controlling signal has no hold time and the read controlling signal has no setup time (Figure 33-16).
- in NCS Write controlled mode (WRITE\_MODE = 0), if there is no hold timing on the NCS signal and the NCS\_RD\_SETUP parameter is set to 0, regardless of the Read mode (Figure 33-17). The write operation must end with a NCS rising edge. Without an Early Read Wait State, the write operation could not complete properly.
- in NWE controlled mode (WRITE\_MODE = 1) and if there is no hold timing (NWE\_HOLD = 0), the feedback of the write control signal is used to control address, data, and chip select lines. If the external write control

signal is not inactivated as expected due to load capacitances, an Early Read Wait State is inserted and address, data and control signals are maintained one more cycle. See [Figure 33-18](#).


**Figure 33-16. Early Read Wait State: Write with No Hold Followed by Read with No Setup**



**Figure 33-17. Early Read Wait State: NCS Controlled Write with No Hold Followed by a Read with No NCS Setup**



**Figure 33-18. Early Read Wait State: NWE-controlled Write with No Hold Followed by a Read with one Set-up Cycle**



### 33.11.3 Reload User Configuration Wait State

The user may change any of the configuration parameters by writing the SMC user interface.

When detecting that a new user configuration has been written in the user interface, the SMC inserts a wait state before starting the next access. This “Reload User Configuration Wait State” is used by the SMC to load the new set of parameters to apply to next accesses.

The Reload Configuration Wait State is not applied in addition to the Chip Select Wait State. If accesses before and after re-programming the user interface are made to different devices (Chip Selects), then one single Chip Select Wait State is applied.

On the other hand, if accesses before and after writing the user interface are made to the same device, a Reload Configuration Wait State is inserted, even if the change does not concern the current Chip Select.

#### 33.11.3.1 User Procedure

To insert a Reload Configuration Wait State, the SMC detects a write access to any SMC\_MODE register of the user interface. If the user only modifies timing registers (SMC\_SETUP, SMC\_PULSE, SMC\_CYCLE registers) in the user interface, he must validate the modification by writing the SMC\_MODE, even if no change was made on the mode parameters.

The user must not change the configuration parameters of an SMC Chip Select (Setup, Pulse, Cycle, Mode) if accesses are performed on this CS during the modification. Any change of the Chip Select parameters, while fetching the code from a memory connected on this CS, may lead to unpredictable behavior. The instructions used to modify the parameters of an SMC Chip Select can be executed from the internal RAM or from a memory connected to another CS.

### 33.11.3.2 Slow Clock Mode Transition

A Reload Configuration Wait State is also inserted when the Slow Clock mode is entered or exited, after the end of the current transfer (see [Section 33.14 "Slow Clock Mode"](#)).

### 33.11.4 Read to Write Wait State

Due to an internal mechanism, a wait cycle is always inserted between consecutive read and write SMC accesses. This wait cycle is referred to as a read to write wait state in this document.

This wait cycle is applied in addition to chip select and reload user configuration wait states when they are to be inserted. See [Figure 33-15 on page 453](#).



## 33.12 Data Float Wait States

Some memory devices are slow to release the external bus. For such devices, it is necessary to add wait states (data float wait states) after a read access:

- before starting a read access to a different external memory
- before starting a write access to the same device or to a different external one.

The Data Float Output Time ( $t_{DF}$ ) for each external memory device is programmed in the TDF\_CYCLES field of the SMC\_MODE register for the corresponding chip select. The value of TDF\_CYCLES indicates the number of data float wait cycles (between 0 and 15) before the external device releases the bus, and represents the time allowed for the data output to go to high impedance after the memory is disabled.

Data float wait states do not delay internal memory accesses. Hence, a single access to an external memory with long  $t_{DF}$  will not slow down the execution of a program from internal memory.

The data float wait states management depends on the READ\_MODE and the TDF\_MODE fields of the SMC\_MODE register for the corresponding chip select.

### 33.12.1 READ\_MODE

Setting the READ\_MODE to 1 indicates to the SMC that the NRD signal is responsible for turning off the tri-state buffers of the external memory device. The Data Float Period then begins after the rising edge of the NRD signal and lasts TDF\_CYCLES MCK cycles.

When the read operation is controlled by the NCS signal (READ\_MODE = 0), the TDF field gives the number of MCK cycles during which the data bus remains busy after the rising edge of NCS.

Figure 33-19 illustrates the Data Float Period in NRD-controlled mode (READ\_MODE = 1), assuming a data float period of 2 cycles (TDF\_CYCLES = 2). Figure 33-20 shows the read operation when controlled by NCS (READ\_MODE = 0) and the TDF\_CYCLES parameter equals 3.

Figure 33-19. TDF Period in NRD Controlled Read Access (TDF = 2)





Figure 33-20. TDF Period in NCS Controlled Read Operation (TDF = 3)



### 33.12.2 TDF Optimization Enabled (TDF\_MODE = 1)

When the TDF\_MODE of the SMC\_MODE register is set to 1 (TDF optimization is enabled), the SMC takes advantage of the setup period of the next access to optimize the number of wait states cycle to insert.


Figure 33-21 shows a read access controlled by NRD, followed by a write access controlled by NWE, on Chip Select 0. Chip Select 0 has been programmed with:

NRD\_HOLD = 4; READ\_MODE = 1 (NRD controlled)

NWE\_SETUP = 3; WRITE\_MODE = 1 (NWE controlled)

TDF\_CYCLES = 6; TDF\_MODE = 1 (optimization enabled).

Figure 33-21. TDF Optimization: No TDF wait states are inserted if the TDF period is over when the next access begins



### 33.12.3 TDF Optimization Disabled (TDF\_MODE = 0)


When optimization is disabled, tdf wait states are inserted at the end of the read transfer, so that the data float period is ended when the second access begins. If the hold period of the read1 controlling signal overlaps the data float period, no additional tdf wait states will be inserted.

Figure 33-22, Figure 33-23 and Figure 33-24 illustrate the cases:

- read access followed by a read access on another chip select,
- read access followed by a write access on another chip select,
- read access followed by a write access on the same chip select,

with no TDF optimization.

**Figure 33-22. TDF Optimization Disabled (TDF Mode = 0): TDF wait states between 2 read accesses on different chip selects**



**Figure 33-23. TDF Mode = 0: TDF wait states between a read and a write access on different chip selects**





Figure 33-24. TDF Mode = 0: TDF wait states between read and write accesses on the same chip select



## 33.13 External Wait

Any access can be extended by an external device using the NWAIT input signal of the SMC. The EXNW\_MODE field of the SMC\_MODE register on the corresponding chip select must be set either to “10” (Frozen mode) or “11” (Ready mode). When the EXNW\_MODE is set to “00” (disabled), the NWAIT signal is simply ignored on the corresponding chip select. The NWAIT signal delays the read or write operation in regards to the read or write controlling signal, depending on the Read and Write modes of the corresponding chip select.

### 33.13.1 Restriction

When one of the EXNW\_MODE is enabled, **it is mandatory to program at least one hold cycle for the read/write controlling signal. For that reason, the NWAIT signal cannot be used in Page mode (Section 33.15 “Asynchronous Page Mode”), or in Slow clock mode (Section 33.14 “Slow Clock Mode”).**


The NWAIT signal is assumed to be a response of the external device to the read/write request of the SMC. Then NWAIT is examined by the SMC only in the pulse state of the read or write controlling signal. The assertion of the NWAIT signal outside the expected period has no impact on SMC behavior.

### 33.13.2 Frozen Mode


When the external device asserts the NWAIT signal (active low), and after internal synchronization of this signal, the SMC state is frozen, i.e., SMC internal counters are frozen, and all control signals remain unchanged. When the resynchronized NWAIT signal is deasserted, the SMC completes the access, resuming the access from the point where it was stopped. See [Figure 33-25](#). This mode must be selected when the external device uses the NWAIT signal to delay the access and to freeze the SMC.

The assertion of the NWAIT signal outside the expected period is ignored as illustrated in [Figure 33-26](#).

**Figure 33-25. Write Access with NWAIT Assertion in Frozen Mode (EXNW\_MODE = 10)**



**Figure 33-26. Read Access with NWAIT Assertion in Frozen Mode (EXNW\_MODE = 10)**





### 33.13.3 Ready Mode


In Ready mode ( $EXNW\_MODE = 11$ ), the SMC behaves differently. Normally, the SMC begins the access by down counting the setup and pulse counters of the read/write controlling signal. In the last cycle of the pulse phase, the resynchronized NWAIT signal is examined.

If asserted, the SMC suspends the access as shown in Figure 33-27 and Figure 33-28. After deassertion, the access is completed: the hold step of the access is performed.


This mode must be selected when the external device uses deassertion of the NWAIT signal to indicate its ability to complete the read or write operation.

If the NWAIT signal is deasserted before the end of the pulse, or asserted after the end of the pulse of the controlling read/write signal, it has no impact on the access length as shown in Figure 33-28.

**Figure 33-27. NWAIT Assertion in Write Access: Ready Mode ( $EXNW\_MODE = 11$ )**



**Figure 33-28. NWAIT Assertion in Read Access: Ready Mode (EXNW\_MODE = 11)**




### 33.13.4 NWAIT Latency and Read/Write Timings

There may be a latency between the assertion of the read/write controlling signal and the assertion of the NWAIT signal by the device. The programmed pulse length of the read/write controlling signal must be at least equal to this latency plus the 2 cycles of resynchronization + one cycle. Otherwise, the SMC may enter the hold state of the access without detecting the NWAIT signal assertion. This is true in Frozen mode as well as in Ready mode. This is illustrated on [Figure 33-29](#).

When EXNW\_MODE is enabled (ready or frozen), the user must program a pulse length of the read and write controlling signal of at least:

minimal pulse length = NWAIT latency + 2 resynchronization cycles + one cycle

**Figure 33-29. NWAIT Latency**



## 33.14 Slow Clock Mode

The SMC is able to automatically apply a set of “Slow clock mode” read/write waveforms when an internal signal driven by the Power Management Controller is asserted because MCK has been turned to a very slow clock rate (typically 32kHz clock rate). In this mode, the user-programmed waveforms are ignored and the Slow clock mode waveforms are applied. This mode is provided so as to avoid reprogramming the User Interface with appropriate waveforms at very slow clock rate. When activated, the Slow mode is active on all chip selects.

### 33.14.1 Slow Clock Mode Waveforms

Figure 33-30 illustrates the read and write operations in Slow clock mode. They are valid on all chip selects. Table 33-7 indicates the value of read and write parameters in Slow clock mode.

Figure 33-30. Read/Write Cycles in Slow Clock Mode




Table 33-7. Read and Write Timing Parameters in Slow Clock Mode


Read Parameters	Duration (cycles)	Write Parameters	Duration (cycles)
NRD_SETUP	1	NWE_SETUP	1
NRD_PULSE	1	NWE_PULSE	1
NCS_RD_SETUP	0	NCS_WR_SETUP	0
NCS_RD_PULSE	2	NCS_WR_PULSE	3
NRD_CYCLE	2	NWE_CYCLE	3

### 33.14.2 Switching from (to) Slow Clock Mode to (from) Normal Mode


When switching from Slow clock mode to Normal mode, the current Slow clock mode transfer is completed at high clock rate, with the set of Slow clock mode parameters. See Figure 33-31. The external device may not be fast enough to support such timings.

Figure 33-32 illustrates the recommended procedure to properly switch from one mode to the other.

**Figure 33-31. Clock Rate Transition Occurs while the SMC is Performing a Write Operation**



**Figure 33-32. Recommended Procedure to Switch from Slow Clock Mode to Normal Mode or from Normal Mode to Slow Clock Mode**



## 33.15 Asynchronous Page Mode

The SMC supports asynchronous burst reads in Page mode, providing that the Page mode is enabled in the SMC\_MODE register (PMEN field). The page size must be configured in the SMC\_MODE register (PS field) to 4, 8, 16 or 32 bytes.

The page defines a set of consecutive bytes into memory. A 4-byte page (resp. 8-, 16-, 32-byte page) is always aligned to 4-byte boundaries (resp. 8-, 16-, 32-byte boundaries) of memory. The MSB of data address defines the address of the page in memory, the LSB of address define the address of the data in the page as detailed in [Table 33-8](#).

With Page mode memory devices, the first access to one page ( $t_{pa}$ ) takes longer than the subsequent accesses to the page ( $t_{sa}$ ) as shown in [Figure 33-33](#). When in Page mode, the SMC enables the user to define different read timings for the first access within one page, and next accesses within the page.

**Table 33-8. Page Address and Data Address within a Page**


Page Size	Page Address <sup>(1)</sup>	Data Address in the Page
4 bytes	A[23:2]	A[1:0]
8 bytes	A[23:3]	A[2:0]
16 bytes	A[23:4]	A[3:0]
32 bytes	A[23:5]	A[4:0]

Note: 1. "A" denotes the address bus of the memory device.

### 33.15.1 Protocol and Timings in Page Mode

[Figure 33-33](#) shows the NRD and NCS timings in Page mode access.

**Figure 33-33. Page Mode Read Protocol (Address MSB and LSB are defined in [Table 33-8](#))**



The NRD and NCS signals are held low during all read transfers, whatever the programmed values of the setup and hold timings in the User Interface may be. Moreover, the NRD and NCS timings are identical. The pulse length of the first access to the page is defined with the NCS\_RD\_PULSE field of the SMC\_PULSE register. The pulse length of subsequent accesses within the page are defined using the NRD\_PULSE parameter.

In Page mode, the programming of the read timings is described in [Table 33-9](#):

**Table 33-9. Programming of Read Timings in Page Mode**

Parameter	Value	Definition
READ_MODE	'x'	No impact
NCS_RD_SETUP	'x'	No impact
NCS_RD_PULSE	$t_{pa}$	Access time of first access to the page
NRD_SETUP	'x'	No impact
NRD_PULSE	$t_{sa}$	Access time of subsequent accesses in the page
NRD_CYCLE	'x'	No impact

The SMC does not check the coherency of timings. It will always apply the NCS\_RD\_PULSE timings as page access timing ( $t_{pa}$ ) and the NRD\_PULSE for accesses to the page ( $t_{sa}$ ), even if the programmed value for  $t_{pa}$  is shorter than the programmed value for  $t_{sa}$ .

### 33.15.2 Page Mode Restriction

The Page mode is not compatible with the use of the NWAIT signal. Using the Page mode and the NWAIT signal may lead to unpredictable behavior.


### 33.15.3 Sequential and Non-sequential Accesses

If the chip select and the MSB of addresses as defined in [Table 33-8](#) are identical, then the current access lies in the same page as the previous one, and no page break occurs.

Using this information, all data within the same page, sequential or not sequential, are accessed with a minimum access time ( $t_{sa}$ ). [Figure 33-34](#) illustrates access to an 8-bit memory device in Page mode, with 8-byte pages. Access to D1 causes a page access with a long access time ( $t_{pa}$ ). Accesses to D3 and D7, though they are not sequential accesses, only require a short access time ( $t_{sa}$ ).

If the MSB of addresses are different, the SMC performs the access of a new page. In the same way, if the chip select is different from the previous access, a page break occurs. If two sequential accesses are made to the Page mode memory, but separated by an other internal or external peripheral access, a page break occurs on the second access because the chip select of the device was deasserted between both accesses.

**Figure 33-34. Access to Non-Sequential Data within the Same Page**





## 33.16 Static Memory Controller (SMC) User Interface

The SMC is programmed using the registers listed in [Table 33-10](#). For each chip select, a set of four registers is used to program the parameters of the external device connected on it. In [Table 33-10](#), “CS\_number” denotes the chip select number. 16 bytes (0x10) are required per chip select.

The user must complete writing the configuration by writing any one of the SMC\_MODE registers.

**Table 33-10. Register Mapping**

Offset	Register	Name	Access	Reset
0x10 x CS_number + 0x00	SMC Setup Register	SMC_SETUP	Read/Write	0x01010101
0x10 x CS_number + 0x04	SMC Pulse Register	SMC_PULSE	Read/write	0x01010101
0x10 x CS_number + 0x08	SMC Cycle Register	SMC_CYCLE	Read/Write	0x00030003
0x10 x CS_number + 0x0C	SMC MODE Register	SMC_MODE	Read/Write	0x10001003
0x80	SMC OCMS MODE Register	SMC_OCMS	Read/Write	0x00000000
0x84	SMC OCMS KEY1 Register	SMC_KEY1	Write Once	0x00000000
0x88	SMC OCMS KEY2 Register	SMC_KEY2	Write Once	0x00000000
0xE4	SMC Write Protection Mode Register	SMC_WPMR	Read/Write	0x00000000
0xE8	SMC Write Protection Status Register	SMC_WPSR	Read-only	0x00000000
0xEC-0xFC	Reserved	–	–	–

Notes: 1. All unlisted offset values are considered as ‘reserved’.

### 33.16.1 SMC Setup Register

**Name:** SMC\_SETUP[0..3]

**Address:** 0x40080000 [0], 0x40080010 [1], 0x40080020 [2], 0x40080030 [3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	NCS_RD_SETUP					
23	22	21	20	19	18	17	16
–	–	NRD_SETUP					
15	14	13	12	11	10	9	8
–	–	NCS_WR_SETUP					
7	6	5	4	3	2	1	0
–	–	NWE_SETUP					

This register can only be written if the WPEN bit is cleared in the [“SMC Write Protection Mode Register”](#) .

- **NWE\_SETUP: NWE Setup Length**

The NWE signal setup length is defined as:

$NWE\ setup\ length = (128 * NWE\_SETUP[5] + NWE\_SETUP[4:0])\ clock\ cycles$

- **NCS\_WR\_SETUP: NCS Setup Length in WRITE Access**

In write access, the NCS signal setup length is defined as:

$NCS\ setup\ length = (128 * NCS\_WR\_SETUP[5] + NCS\_WR\_SETUP[4:0])\ clock\ cycles$

- **NRD\_SETUP: NRD Setup Length**

The NRD signal setup length is defined in clock cycles as:

$NRD\ setup\ length = (128 * NRD\_SETUP[5] + NRD\_SETUP[4:0])\ clock\ cycles$

- **NCS\_RD\_SETUP: NCS Setup Length in READ Access**

In read access, the NCS signal setup length is defined as:

$NCS\ setup\ length = (128 * NCS\_RD\_SETUP[5] + NCS\_RD\_SETUP[4:0])\ clock\ cycles$

### 33.16.2 SMC Pulse Register

**Name:** SMC\_PULSE[0..3]

**Address:** 0x40080004 [0], 0x40080014 [1], 0x40080024 [2], 0x40080034 [3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	NCS_RD_PULSE						
23	22	21	20	19	18	17	16
–	NRD_PULSE						
15	14	13	12	11	10	9	8
–	NCS_WR_PULSE						
7	6	5	4	3	2	1	0
–	NWE_PULSE						

This register can only be written if the WPEN bit is cleared in the “[SMC Write Protection Mode Register](#)” .

- **NWE\_PULSE: NWE Pulse Length**

The NWE signal pulse length is defined as:

$NWE \text{ pulse length} = (256 * NWE\_PULSE[6] + NWE\_PULSE[5:0]) \text{ clock cycles}$

The NWE pulse length must be at least 1 clock cycle.

- **NCS\_WR\_PULSE: NCS Pulse Length in WRITE Access**

In write access, the NCS signal pulse length is defined as:

$NCS \text{ pulse length} = (256 * NCS\_WR\_PULSE[6] + NCS\_WR\_PULSE[5:0]) \text{ clock cycles}$

The NCS pulse length must be at least 1 clock cycle.

- **NRD\_PULSE: NRD Pulse Length**

In standard read access, the NRD signal pulse length is defined in clock cycles as:

$NRD \text{ pulse length} = (256 * NRD\_PULSE[6] + NRD\_PULSE[5:0]) \text{ clock cycles}$

The NRD pulse length must be at least 1 clock cycle.

In Page mode read access, the NRD\_PULSE parameter defines the duration of the subsequent accesses in the page.

- **NCS\_RD\_PULSE: NCS Pulse Length in READ Access**

In standard read access, the NCS signal pulse length is defined as:

$NCS \text{ pulse length} = (256 * NCS\_RD\_PULSE[6] + NCS\_RD\_PULSE[5:0]) \text{ clock cycles}$

The NCS pulse length must be at least 1 clock cycle.

In Page mode read access, the NCS\_RD\_PULSE parameter defines the duration of the first access to one page.

### 33.16.3 SMC Cycle Register

**Name:** SMC\_CYCLE[0..3]

**Address:** 0x40080008 [0], 0x40080018 [1], 0x40080028 [2], 0x40080038 [3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	NRD_CYCLE
23	22	21	20	19	18	17	16
NRD_CYCLE							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	NWE_CYCLE
7	6	5	4	3	2	1	0
NWE_CYCLE							

This register can only be written if the WPEN bit is cleared in the [“SMC Write Protection Mode Register”](#) .

- **NWE\_CYCLE: Total Write Cycle Length**

The total write cycle length is the total duration in clock cycles of the write cycle. It is equal to the sum of the setup, pulse and hold steps of the NWE and NCS signals. It is defined as:

Write cycle length = (NWE\_CYCLE[8:7]\*256 + NWE\_CYCLE[6:0]) clock cycles

- **NRD\_CYCLE: Total Read Cycle Length**

The total read cycle length is the total duration in clock cycles of the read cycle. It is equal to the sum of the setup, pulse and hold steps of the NRD and NCS signals. It is defined as:

Read cycle length = (NRD\_CYCLE[8:7]\*256 + NRD\_CYCLE[6:0]) clock cycles

### 33.16.4 SMC MODE Register

**Name:** SMC\_MODE[0..3]

**Address:** 0x4008000C [0], 0x4008001C [1], 0x4008002C [2], 0x4008003C [3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	PS		–	–	–	PMEN
23	22	21	20	19	18	17	16
–	–	–	TDF_MODE	TDF_CYCLES			
15	14	13	12	11	10	9	8
–	–	–	DBW	–	–	–	BAT
7	6	5	4	3	2	1	0
–	–	EXNW_MODE		–	–	WRITE_MODE	READ_MODE

This register can only be written if the WPEN bit is cleared in the [“SMC Write Protection Mode Register”](#) .

#### • READ\_MODE: Read Mode

0: The read operation is controlled by the NCS signal.

- If TDF cycles are programmed, the external bus is marked busy after the rising edge of NCS.
- If TDF optimization is enabled (TDF\_MODE =1), TDF wait states are inserted after the setup of NCS.

1: The read operation is controlled by the NRD signal.

- If TDF cycles are programmed, the external bus is marked busy after the rising edge of NRD.
- If TDF optimization is enabled (TDF\_MODE =1), TDF wait states are inserted after the setup of NRD.

#### • WRITE\_MODE: Write Mode

0: The write operation is controlled by the NCS signal.

- If TDF optimization is enabled (TDF\_MODE =1), TDF wait states will be inserted after the setup of NCS.

1: The write operation is controlled by the NWE signal.

- If TDF optimization is enabled (TDF\_MODE =1), TDF wait states will be inserted after the setup of NWE.

#### • EXNW\_MODE: NWAIT Mode

The NWAIT signal is used to extend the current read or write signal. It is only taken into account during the pulse phase of the read and write controlling signal. When the use of NWAIT is enabled, at least one cycle hold duration must be programmed for the read and write controlling signal.

Value	Name	Description
0	DISABLED	Disabled
1	–	Reserved
2	FROZEN	Frozen Mode
3	READY	Ready Mode

- Disabled Mode: The NWAIT input signal is ignored on the corresponding Chip Select.
- Frozen Mode: If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped.

- **Ready Mode:** The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high.

- **BAT: Byte Access Type**

This field is used only if DBW defines a 16-bit data bus.

Value	Name	Description
0	BYTE_SELECT	Byte select access type: - Write operation is controlled using NCS, NWE, NBS0, NBS1. - Read operation is controlled using NCS, NRD, NBS0, NBS1.
1	BYTE_WRITE	Byte write access type: - Write operation is controlled using NCS, NWR0, NWR1. - Read operation is controlled using NCS and NRD.

- **DBW: Data Bus Width**

Value	Name	Description
0	8_BIT	8-bit Data Bus
1	16_BIT	16-bit Data Bus

- **TDF\_CYCLES: Data Float Time**

This field gives the integer number of clock cycles required by the external device to release the data after the rising edge of the read controlling signal. The SMC always provide one full cycle of bus turnaround after the TDF\_CYCLES period. The external bus cannot be used by another chip select during TDF\_CYCLES + 1 cycles. From 0 up to 15 TDF\_CYCLES can be set.

- **TDF\_MODE: TDF Optimization**

0: TDF optimization is disabled.

- The number of TDF wait states is inserted before the next access begins.

1: TDF optimization is enabled.

- The number of TDF wait states is optimized using the setup period of the next read/write access.

- **PMEN: Page Mode Enabled**

0: Standard read is applied.

1: Asynchronous burst read in Page mode is applied on the corresponding chip select.

- **PS: Page Size**

If Page mode is enabled, this field indicates the size of the page in bytes.

Value	Name	Description
0	4_BYTE	4-byte page
1	8_BYTE	8-byte page
2	16_BYTE	16-byte page
3	32_BYTE	32-byte page

### 33.16.5 SMC OCMS Mode Register

Name: SMC\_OCMS

Address: 0x40080080

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SMSE

- **CSxSE: Chip Select (x = 0 to 3) Scrambling Enable**

0: Disable scrambling for CSx.

1: Enable scrambling for CSx.

- **SMSE: Static Memory Controller Scrambling Enable**

0: Disable scrambling for SMC access.


1: Enable scrambling for SMC access.

### 33.16.6 SMC OCMS Key1 Register

Name: SMC\_KEY1

Address: 0x40080084

Access: Write Once



- **KEY1: Off Chip Memory Scrambling (OCMS) Key Part 1**

When off-chip memory scrambling is enabled, setting the SMC\_OCMS and SMC\_TIMINGS registers in accordance, the data scrambling depends on KEY1 and KEY2 values.




### 33.16.7 SMC OCMS Key2 Register

Name: SMC\_KEY2

Address: 0x40080088

Access: Write Once



- **KEY2: Off Chip Memory Scrambling (OCMS) Key Part 2**

When off-chip memory scrambling is enabled, setting the SMC\_OCMS and SMC\_TIMINGS registers in accordance, the data scrambling depends on KEY2 and KEY1 values.

### 33.16.8 SMC Write Protection Mode Register

**Name:** SMC\_WPMR

**Address:** 0x400800E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	WPEN

- **WPEN: Write Protect Enable**

0: Disables the write protection if WPKEY corresponds to 0x534D43 (“SMC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x534D43 (“SMC” in ASCII).

See [Section 33.9.5 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x534D43	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 33.16.9 SMC Write Protection Status Register

**Name:** SMC\_WPSR

**Address:** 0x400800E8

**Type:** Read-only

31	30	29	28	27	26	25	24
—	—	—	—	—	—	—	—
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the SMC\_WPSR register.

1: A write protection violation has occurred since the last read of the SMC\_WPSR register. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 34. DMA Controller (XDMAC)

### 34.1 Description

The DMA Controller (XDMAC) is a AHB-protocol central direct memory access controller. It performs peripheral data transfer and memory move operations over one or two bus ports through the unidirectional communication channel. Each channel is fully programmable and provides both peripheral or memory to memory transfer. The channel features are configurable at implementation time.

### 34.2 Embedded Characteristics

- 2 AHB Master interface
- 24 DMA Channels
- 44 Hardware Requests
- Supports Peripheral to Memory, Memory to Peripheral, or Memory to Memory Transfer Operations
- Peripheral DMA Operation Runs on Bytes (8-bit), Half-Word (16-bit) and Word (32-bit)
- Memory DMA Operation Runs on Bytes (8 bit), Half-Word (16-bit) and Word (32-bit)
- Supports Hardware and Software Initiated Transfers
- Supports Linked List Operations
- Supports Incrementing or Fixed Addressing Mode
- Supports Programmable Independent Data Striding for Source and Destination
- Supports Programmable Independent Microblock Striding for Source and Destination
- Configurable Priority Group and Arbitration Policy
- Programmable AHB Burst Length
- Configuration Interface Accessible through APB Interface
- XDMAC Architecture Includes Multiport FIFO
- Multiple View Channel Descriptor Supported
- Automatic Flush of Channel Trailing Bytes
- Automatic Coarse-Grain and Fine-Grain Clock Gating
- Hardware Acceleration of Memset Pattern

### 34.3 DMA Controller Peripheral Connections

The DMA Controller handles the transfer between peripherals and memory and receives triggers from the peripherals listed in [Table 34-1](#).

For each listed DMA channel number, the SIF and/or DIF bits in XDMAC\_CCx must be programmed with a value compatible with the MATRIX “Master to Slave Access” definition provided in [Section 17. “Bus Matrix \(MATRIX\)”](#).

Depending on transfer descriptor location, the NDAIF bit in XDMAC\_CNDx must be programmed with a value compatible with the MATRIX “Master to Slave Access” definition provided in [Section 17. “Bus Matrix \(MATRIX\)”](#).

**Table 34-1. DMA Channels Definition (XDMAC)**


Instance Name	Channel T/R	DMA Channel HW Interface Number
HSMCI	Transmit/Receive	0
SPI0	Transmit	1
SPI0	Receive	2
SPI1	Transmit	3
SPI1	Receive	4
QSPI	Transmit	5
QSPI	Receive	6
USART0	Transmit	7
USART0	Receive	8
USART1	Transmit	9
USART1	Receive	10
USART2	Transmit	11
USART2	Receive	12
PWM0	Transmit	13
TWIHS0	Transmit	14
TWIHS0	Receive	15
TWIHS1	Transmit	16
TWIHS1	Receive	17
TWIHS2	Transmit	18
TWIHS2	Receive	19
UART0	Transmit	20
UART0	Receive	21
UART1	Transmit	22
UART1	Receive	23
UART2	Transmit	24
UART2	Receive	25
UART3	Transmit	26
UART3	Receive	27
UART4	Transmit	28
UART4	Receive	29
DACC	Transmit	30

**Table 34-1. DMA Channels Definition (XDMAC) (Continued)**

<b>Instance Name</b>	<b>Channel T/R</b>	<b>DMA Channel HW Interface Number</b>
SSC	Transmit	32
SSC	Receive	33
PIOA	Receive	34
AFEC0	Receive	35
AFEC1	Receive	36
AES	Transmit	37
AES	Receive	38
PWM1	Transmit	39
TC0	Receive	40
TC1	Receive	41
TC2	Receive	42
TC3	Receive	43

## 34.4 Block Diagram

Figure 34-1. DMA Controller (XDMAC) Block Diagram



## 34.5 Functional Description

### 34.5.1 Basic Definitions

**Source Peripheral:** Slave Device, memory mapped on the interconnection network, from where the XDMAC reads data. The source peripheral teams up with a destination peripheral to form a channel. A data read operation is scheduled when the peripheral transfer request is asserted.

**Destination Peripheral:** Slave Device, memory mapped on the interconnection network, to which the XDMAC writes. A write data operation is scheduled when the peripheral transfer request is asserted.

**Channel:** The data movement between source and destination creates a logical channel.

**Transfer Type:** The transfer is hardware synchronized when it is paced by the peripheral hardware request, otherwise the transfer is self triggered (memory to memory transfer).

### 34.5.2 Transfer Hierarchy Diagram

**XDMAC Master Transfer:** The Master Transfer is composed of a linked list of blocks. The channel address, control and configuration registers can be modified at the inter block boundary. The descriptor structure modifies the channel registers conditionally. Interrupts can be generated on a per block basis or when the end of linked list event occurs.

**XDMAC Block:** An XDMAC block is composed of a programmable number of microblocks. The channel configuration registers remain unchanged at the inter microblock boundary. The source and destination addresses are conditionally updated with a programmable signed number.

**XDMAC Microblock:** The microblock is composed of a programmable number of data. The channel configuration registers remain unchanged at the data boundary. The data address may be fixed (a FIFO location, a peripheral transmit or receive register), incrementing (a memory mapped area) by a programmable signed number.

**XDMAC Burst and Incomplete Burst:** In order to improve the overall performance when accessing dynamic external memory, burst access is mandatory. Each data of the microblock is considered as a part of a memory burst. The programmable burst value indicates the largest memory burst allowed on a per channel basis. When the microblock length is not an integral multiple of the burst size, an incomplete burst is performed to read or write the last trailing bytes.

**XDMAC Chunk and Incomplete Chunk:** When a peripheral synchronized transfer is activated, the microblock splits into a number of data chunks. The chunk size is programmable. The larger the chunk is, the better the performance is. When the transfer size is not a multiple of the chunk size, the last chunk may be incomplete.



Figure 34-2. XDMAC Memory Transfer Hierarchy





Figure 34-3. XDAMC Peripheral Transfer Hierarchy



### 34.5.3 Peripheral Synchronized Transfer

A peripheral hardware request interface is used to control the pace of the chunk transfer. When a peripheral is ready to transmit or receive a chunk of data, it asserts its request line and the DMA Controller transfers a data to or from the memory to the peripheral.

#### 34.5.3.1 Software Triggered Synchronized Transfer

The Peripheral hardware request can be software controlled using the SWREQ field of the XDMAC Global Channel Software Request Register (XDMAC\_GSWR). The peripheral synchronized transfer is paced using a processor write access in the XDMAC\_GSWR. Each bit of that register triggers a transfer request. The XDMAC Global Channel Software Request Status Register (XDMAC\_GSWS) indicates the status of the request; when set, the request is still pending.

### 34.5.4 XDMAC Transfer Software Operation

#### 34.5.4.1 Single Block With Single Microblock Transfer

1. Read the XDMAC Global Channel Status Register (XDMAC\_GS) to choose a free channel.
2. Clear the pending Interrupt Status bit(s) by reading the chosen XDMAC Channel x Interrupt Status Register (XDMAC\_CISx).
3. Write the XDMAC Channel x Source Address Register (XDMAC\_CSAx) for channel x.
4. Write the XDMAC Channel x Destination Address Register (XDMAC\_CDAx) for channel x.
5. Program field UBLLEN in the XDMAC Channel x Microblock Control Register (XDMAC\_CUBCx) with the number of data.
6. Program the XDMAC Channel x Configuration Register (XDMAC\_CCx):
  - e. Clear XDMAC\_CCx.TYPE for a memory to memory transfer, otherwise set this bit.
  - f. Program XDMAC\_CCx.MBSIZE to the memory burst size used.
  - g. Program XDMAC\_CCx.SAM/DAM to the memory addressing scheme.
  - h. Program XDMAC\_CCx.SYNC to select the peripheral transfer direction.
  - i. Set XDMAC\_CCx.PROT to activate a secure channel.
  - j. Program XDMAC\_CCx.CSIZE to configure the channel chunk size (only relevant for peripheral synchronized transfer).
  - k. Program XDMAC\_CCx.DWIDTH to configure the transfer data width.
  - l. Program XDMAC\_CCx.SIF, XDMAC\_CCx.DIF to configure the master interface used to read data and write data respectively.
  - m. Program XDMAC\_CCx.PERID to select the active hardware request line (only relevant for a peripheral synchronized transfer).
  - n. Set XDMAC\_CCx.SWREQ to use software request (only relevant for a peripheral synchronized transfer).
7. Clear the following five registers:
  - XDMAC Channel x Next Descriptor Control Register (XDMAC\_CNDCx)
  - XDMAC Channel x Block Control Register (XDMAC\_CBCx)
  - XDMAC Channel x Data Stride Memory Set Pattern Register (XDMAC\_CDS\_MSPx)
  - XDMAC Channel x Source Microblock Stride Register (XDMAC\_CSUSx)
  - XDMAC Channel x Destination Microblock Stride Register (XDMAC\_CDUSx)This respectively indicates that the linked list is disabled, there is only one block and striding is disabled.
8. Enable the Microblock interrupt by writing a 1 to bit BIE in the XDMAC Channel x Interrupt Enable Register (XDMAC\_CIEx), enable the Channel x Interrupt Enable bit by writing a 1 to bit IEx in the XDMAC Global Interrupt Enable Register (XDMAC\_GIE).

9. Enable channel x by writing a 1 to bit ENx in the XDMAC Global Channel Enable Register (XDMAC\_GE). XDMAC\_GS.STx (XDMAC Channel x Status bit) is set by hardware.
10. Once completed, the DMA channel sets XDMAC\_CISx.BIS (End of Block Interrupt Status bit) and generates an interrupt. XDMAC\_GS.STx is cleared by hardware. The software can either wait for an interrupt or poll the channel status bit.

#### 34.5.4.2 Single Block Transfer With Multiple Microblock

1. Read the XDMAC\_GS register to choose a free channel.
2. Clear the pending Interrupt Status bit by reading the chosen XDMAC\_CISx register.
3. Write the XDMAC\_CSAx register for channel x.
4. Write the XDMAC\_CDax register for channel x.
5. Program XDMAC\_CUBCx.UBLEN with the number of data.
6. Program XDMAC\_CCx register (see single block transfer configuration).
7. Program XDMAC\_CBCx.BLEN with the number of microblocks of data.
8. Clear the following four registers:  
XDMAC\_CNDCx  
XDMAC\_CDS\_MSPx  
XDMAC\_CSUSx  
XDMAC\_CDUSx  
This respectively indicates that the linked list is disabled and striding is disabled.
9. Enable the Block interrupt by writing a 1 to XDMAC\_CIEx.BIE, enable the Channel x Interrupt Enable bit by writing a 1 to XDMAC\_GIEx.IEx.
10. Enable channel x by writing a 1 to the XDMAC\_GE.ENx. XDMAC\_GS.STx is set by hardware.
11. Once completed, the DMA channel sets XDMAC\_CISx.BIS (End of Block Interrupt Status bit) and generates an interrupt. XDMAC\_GS.STx is cleared by hardware. The software can either wait for an interrupt or poll the channel status bit.

#### 34.5.4.3 Master Transfer

1. Read the XDMAC\_GS register to choose a free channel.
2. Clear the pending Interrupt Status bit by reading the chosen XDMAC\_CISx register.
3. Build a linked list of transfer descriptors in memory. The descriptor view is programmable on a per descriptor basis. The linked list items structure must be word aligned. MBR\_UBC.NDE must be configured to 0 in the last descriptor to terminate the list.
4. Program field NDA in the XDMAC Channel x Next Descriptor Address Register (XDMAC\_CNDax) with the first descriptor address and bit XDMAC\_CNDax.NDAIF with the master interface identifier.
5. Program the XDMAC\_CNDCx register:
  - a. Set XDMAC\_CNDCx.NDE to enable the descriptor fetch.
  - b. Set XDMAC\_CNDCx.NDSUP to update the source address at the descriptor fetch time, otherwise clear this bit.
  - c. Set XDMAC\_CNDCx.NDDUP to update the destination address at the descriptor fetch time, otherwise clear this bit.
  - d. Program XDMAC\_CNDCx.NDVIEW to define the length of the first descriptor.
6. Enable the End of Linked List interrupt by writing a 1 to XDMAC\_CIEx.LIE.
7. Enable channel x by writing a 1 to XDMAC\_GE.ENx. XDMAC\_GS.STx is set by hardware.
8. Once completed, the DMA channel sets XDMAC\_CISx.BIS (End of Block Interrupt Status bit) and generates an interrupt. XDMAC\_GS.STx is cleared by hardware. The software can either wait for an interrupt or poll the channel status bit.

#### 34.5.4.4 Disabling A Channel Before Transfer Completion

Under normal operation, the software enables a channel by writing a 1 to XDMAC\_GE.ENx (Global Channel x Enable Register bit), then the hardware disables a channel on transfer completion by clearing bit XDMAC\_GS.STx. To disable a channel, write a 1 to bit XDMAC\_GD.DIx and poll the XDMAC\_GS register.

## 34.6 Linked List Descriptor Operation

### 34.6.1 Linked List Descriptor View

#### 34.6.1.1 Channel Next Descriptor View 0–3 Structures

**Table 34-2. Channel Next Descriptor View 0–3 Structures**

Channel Next Descriptor	Offset	Structure member	Name
View 0 Structure	DSCR_ADDR+0x00	Next Descriptor Address Member	MBR_NDA
	DSCR_ADDR+0x04	Microblock Control Member	MBR_UBC
	DSCR_ADDR+0x08	Transfer Address Member	MBR_TA
View 1 Structure	DSCR_ADDR+0x00	Next Descriptor Address Member	MBR_NDA
	DSCR_ADDR+0x04	Microblock Control Member	MBR_UBC
	DSCR_ADDR+0x08	Source Address Member	MBR_SA
	DSCR_ADDR+0x0C	Destination Address Member	MBR_DA
View 2 Structure	DSCR_ADDR+0x00	Next Descriptor Address Member	MBR_NDA
	DSCR_ADDR+0x04	Microblock Control Member	MBR_UBC
	DSCR_ADDR+0x08	Source Address Member	MBR_SA
	DSCR_ADDR+0x0C	Destination Address Member	MBR_DA
	DSCR_ADDR+0x10	Configuration Register	MBR_CFG
View 3 Structure	DSCR_ADDR+0x00	Next Descriptor Address Member	MBR_NDA
	DSCR_ADDR+0x04	Microblock Control Member	MBR_UBC
	DSCR_ADDR+0x08	Source Address Member	MBR_SA
	DSCR_ADDR+0x0C	Destination Address Member	MBR_DA
	DSCR_ADDR+0x10	Configuration Member	MBR_CFG
	DSCR_ADDR+0x14	Block Control Member	MBR_BC
	DSCR_ADDR+0x18	Data Stride Member	MBR_DS
	DSCR_ADDR+0x1C	Source Microblock Stride Member	MBR_SUS
DSCR_ADDR+0x20	Destination Microblock Stride Member	MBR_DUS	

## 34.6.2 Descriptor Structure Members Description

### 34.6.2.1 Descriptor Structure Microblock Control Member

**Name:** MBR\_UBC

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	NVIEW		NDEN	NSEN	NDE
23	22	21	20	19	18	17	16
UBLEN							
15	14	13	12	11	10	9	8
UBLEN							
7	6	5	4	3	2	1	0
UBLEN							

- **UBLEN: Microblock Length**

This field indicates the number of data in the microblock. The microblock contains UBLEN data.

- **NDE: Next Descriptor Enable**

0: Descriptor fetch is disabled

1: Descriptor fetch is enabled

- **NSEN: Next Descriptor Source Update**

0: Source parameters remain unchanged.

1: Source parameters are updated when the descriptor is retrieved.

- **NDEN: Next Descriptor Destination Update**

0: Destination parameters remain unchanged.

1: Destination parameters are updated when the descriptor is retrieved.

- **NVIEW: Next Descriptor View**

Value	Name	Description
00	NDV0	Next Descriptor View 0
01	NDV1	Next Descriptor View 1
10	NDV2	Next Descriptor View 2
11	NDV3	Next Descriptor View 3

## 34.7 XDMAC Maintenance Software Operations

### 34.7.1 Disabling a Channel

A disable channel request occurs when a write operation is performed in the XDMAC\_GD register. If the channel is source peripheral synchronized (bit XDMAC\_CCx.TYPE is set and bit XDMAC\_CCx.DSYNC is cleared), then pending bytes (bytes located in the FIFO) are written to memory and bit XDMAC\_CISx.DIS is set. If the channel is not source peripheral synchronized, the current channel transaction (read or write) is terminated and XDMAC\_CISx.DIS is set. XDMAC\_GS.STx is cleared by hardware when the current transfer is completed. The channel is no longer active and can be reused.

### 34.7.2 Suspending a Channel

A read request suspend command is issued by writing to the XDMAC\_GRS register. A write request suspend command is issued by writing to the XDMAC\_GWS register. A read write suspend channel is issued by writing to the XDMAC\_GRWS register. These commands have an immediate effect on the scheduling of both read and write transactions. If a transaction is already in progress, it is terminated normally. The channel is not disabled. The FIFO content is preserved. The scheduling mechanism can resume normally, clearing the bit in the same registers. Pending bytes located in the FIFO are not written out to memory. The write suspend command does not affect read request operations, i.e., read operations can still occur until the FIFO is full.

### 34.7.3 Flushing a Channel

A FIFO flush command is issued writing to the XDMAC\_SWF register. The content of the FIFO is written to memory. XDMAC\_CISx.FIS (End of Flush Interrupt Status bit) is set when the last byte is successfully transferred to memory. The channel is not disabled. The flush operation is not blocking, meaning that read operation can be scheduled during the flush write operation. The flush operation is only relevant for peripheral to memory transfer where pending peripheral bytes are buffered into the channel FIFO.

### 34.7.4 Maintenance Operation Priority

#### 34.7.4.1 Disable Operation Priority

- When a disable request occurs on a suspended channel, the XDMAC\_GWS.WSx (Channel x Write Suspend bit) is cleared. If the transfer is source peripheral synchronized, the pending bytes are drained to memory. The bit XDMAC\_CISx.DIS is set.
- When a disable request follows a flush request, if the flush last transaction is not yet scheduled, the flush request is discarded and the disable procedure is applied. The bit XDMAC\_CISx.FIS is not set. Bit XDMAC\_CISx.DIS will be set when the disable request is completed. If the flush request transaction is already scheduled, the XDMAC\_CISx.FIS will be set. XDMAC\_CISx.DIS will also be set when the disable request is completed.

#### 34.7.4.2 Flush Operation Priority

- When a flush request occurs on a suspended channel, if there are pending bytes in the FIFO, they are written out to memory, XDMAC\_CISx.FIS is set. If the FIFO is empty, XDMAC\_CISx.FIS is also set.
- If the flush operation is performed after a disable request, the flush command is ignored. XDMAC\_CISx.FIS is not set.

#### 34.7.4.3 Suspend Operation Priority

If the suspend operation is performed after a disable request, the write suspend operation is ignored.

## 34.8 XDMAC Software Requirements

- Write operations to channel registers are not be performed in an active channel after the channel is enabled. If any channel parameters must be reprogrammed, this can only be done after disabling the XDMAC channel.
- XDMAC\_CSx and XDMAC\_CDx channel registers are to be programmed with a byte, half-word or word aligned address depending on the Channel x Data Width field (DWIDTH) of the XDMAC Channel x Configuration Register.



## 34.9 Extensible DMA Controller (XDMAC) User Interface

Table 34-3. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Global Type Register	XDMAC_GTYPE	Read/Write	0x00000000
0x04	Global Configuration Register	XDMAC_GCFG	Read-only	0x00000000
0x08	Global Weighted Arbiter Configuration Register	XDMAC_GWAC	Read/Write	0x00000000
0x0C	Global Interrupt Enable Register	XDMAC_GIE	Write-only	–
0x10	Global Interrupt Disable Register	XDMAC_GID	Write-only	–
0x14	Global Interrupt Mask Register	XDMAC_GIM	Read-only	0x00000000
0x18	Global Interrupt Status Register	XDMAC_GIS	Read-only	0x00000000
0x1C	Global Channel Enable Register	XDMAC_GE	Write-only	–
0x20	Global Channel Disable Register	XDMAC_GD	Write-only	–
0x24	Global Channel Status Register	XDMAC_GS	Read-only	0x00000000
0x28	Global Channel Read Suspend Register	XDMAC_GRS	Read/Write	0x00000000
0x2C	Global Channel Write Suspend Register	XDMAC_GWS	Read/Write	0x00000000
0x30	Global Channel Read Write Suspend Register	XDMAC_GRWS	Write-only	–
0x34	Global Channel Read Write Resume Register	XDMAC_GRWR	Write-only	–
0x38	Global Channel Software Request Register	XDMAC_GSWR	Write-only	–
0x3C	Global Channel Software Request Status Register	XDMAC_GSWS	Read-only	0x00000000
0x40	Global Channel Software Flush Request Register	XDMAC_GSWF	Write-only	–
0x44–0x4C	Reserved	–	–	–
0x50+chid*0x40	Channel Interrupt Enable Register	XDMAC_CIE	Write-only	–
0x54+chid*0x40	Channel Interrupt Disable Register	XDMAC_CID	Write-only	–
0x58+chid*0x40	Channel Interrupt Mask Register	XDMAC_CIM	Write-only	–
0x5C+chid*0x40	Channel Interrupt Status Register	XDMAC_CIS	Read-only	0x00000000
0x60+chid*0x40	Channel Source Address Register	XDMAC_CSA	Read/Write	0x00000000
0x64+chid*0x40	Channel Destination Address Register	XDMAC_CDA	Read/Write	0x00000000
0x68+chid*0x40	Channel Next Descriptor Address Register	XDMAC_CNDA	Read/Write	0x00000000
0x6C+chid*0x40	Channel Next Descriptor Control Register	XDMAC_CNDC	Read/Write	0x00000000
0x70+chid*0x40	Channel Microblock Control Register	XDMAC_CUBC	Read/Write	0x00000000
0x74+chid*0x40	Channel Block Control Register	XDMAC_CBC	Read/Write	0x00000000
0x78+chid*0x40	Channel Configuration Register	XDMAC_CC	Read/Write	0x00000000
0x7C+chid*0x40	Channel Data Stride Memory Set Pattern	XDMAC_CDS_MSP	Read/Write	0x00000000
0x80+chid*0x40	Channel Source Microblock Stride	XDMAC_CSUS	Read/Write	0x00000000
0x84+chid*0x40	Channel Destination Microblock Stride	XDMAC_CDUS	Read/Write	0x00000000
0x88+chid*0x40	Reserved	–	–	–
0x8C+chid*0x40	Reserved	–	–	–
0xFEC–0xFFC	Reserved	–	–	–

### 34.9.1 XDMAC Global Type Register

**Name:** XDMAC\_GTYPE

**Address:** 0x40078000

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	NB_REQ						
15	14	13	12	11	10	9	8
FIFO_SZ							
7	6	5	4	3	2	1	0
FIFO_SZ				NB_CH			

- **NB\_CH:** Number of Channels Minus One
- **FIFO\_SZ:** Number of Bytes
- **NB\_REQ:** Number of Peripheral Requests Minus One

### 34.9.2 XDMAC Global Configuration Register

**Name:** XDMAC\_GCFG

**Address:** 0x40078004

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	BXKBEN
7	6	5	4	3	2	1	0
–	–	–	–	CGDISIF	CGDISFIFO	CGDISPIPE	CGDISREG

- **CGDISREG: Configuration Registers Clock Gating Disable**

0: The automatic clock gating is enabled for the configuration registers.

1: The automatic clock gating is disabled for the configuration registers.

- **CGDISPIPE: Pipeline Clock Gating Disable**

0: The automatic clock gating is enabled for the main pipeline.

1: The automatic clock gating is disabled for the main pipeline.

- **CGDISFIFO: FIFO Clock Gating Disable**

0: The automatic clock gating is enabled for the main FIFO.

1: The automatic clock gating is disabled for the main FIFO.

- **CGDISIF: Bus Interface Clock Gating Disable**

0: The automatic clock gating is enabled for the system bus interface.

1: The automatic clock gating is disabled for the system bus interface.

- **BXKBEN: Boundary X Kilo byte Enable**

0: The 1 Kbyte boundary is used.

1: The controller does not meet the AHB specification.

### 34.9.3 XDMAC Global Weighted Arbiter Configuration Register

**Name:** XDMAC\_GWAC

**Address:** 0x40078008

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
PW3				PW2			
7	6	5	4	3	2	1	0
PW1				PW0			

- **PW0: Pool Weight 0**

This field indicates the weight of the pool 0, in the arbitration scheme of the XDMA scheduler.

- **PW1: Pool Weight 1**

This field indicates the weight of the pool 1, in the arbitration scheme of the XDMA scheduler.

- **PW2: Pool Weight 2**

This field indicates the weight of the pool 2, in the arbitration scheme of the XDMA scheduler.

- **PW3: Pool Weight 3**

This field indicates the weight of the pool 3, in the arbitration scheme of the XDMA scheduler.

### 34.9.4 XDMAC Global Interrupt Enable Register

**Name:** XDMAC\_GIE

**Address:** 0x4007800C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IE23	IE22	IE21	IE20	IE19	IE18	IE17	IE16
15	14	13	12	11	10	9	8
IE15	IE14	IE13	IE12	IE11	IE10	IE9	IE8
7	6	5	4	3	2	1	0
IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0

- **IE<sub>x</sub>: XDMAC Channel x Interrupt Enable Bit**

0: This bit has no effect. The channel x Interrupt Mask bit is not modified.

1: The corresponding mask bit is set. The XDMAC Channel x Interrupt Status Register can generate an interrupt.

### 34.9.5 XDMAC Global Interrupt Disable Register

**Name:** XDMAC\_GID

**Address:** 0x40078010

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
15	14	13	12	11	10	9	8
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
7	6	5	4	3	2	1	0
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

- **IDx: XDMAC Channel x Interrupt Disable Bit**

0: This bit has no effect. The channel x Interrupt Mask bit is not modified.

1: The corresponding mask bit is reset. The Channel x interrupt status register interrupt is masked.

### 34.9.6 XDMAC Global Interrupt Mask Register

**Name:** XDMAC\_GIM

**Address:** 0x40078014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IM23	IM22	IM21	IM20	IM19	IM18	IM17	IM16
15	14	13	12	11	10	9	8
IM15	IM14	IM13	IM12	IM11	IM10	IM9	IM8
7	6	5	4	3	2	1	0
IM7	IM6	IM5	IM4	IM3	IM2	IM1	IM0

- **IMx: XDMAC Channel x Interrupt Mask Bit**

0: This bit indicates that the channel x interrupt source is masked. The interrupt line is not raised.

1: This bit indicates that the channel x interrupt source is unmasked.

### 34.9.7 XDMAC Global Interrupt Status Register

**Name:** XDMAC\_GIS

**Address:** 0x40078018

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
15	14	13	12	11	10	9	8
IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8
7	6	5	4	3	2	1	0
IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0

- **ISx: XDMAC Channel x Interrupt Status Bit**

0: This bit indicates that either the interrupt source is masked at the channel level or no interrupt is pending for channel x.

1: This bit indicates that an interrupt is pending for the channel x.



### 34.9.8 XDMAC Global Channel Enable Register

**Name:** XDMAC\_GE

**Address:** 0x4007801C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
15	14	13	12	11	10	9	8
EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8
7	6	5	4	3	2	1	0
EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0

- **ENx: XDMAC Channel x Enable Bit**

0: This bit has no effect.

1: Enables channel x. This operation is permitted if the channel x status bit was read as 0.

### 34.9.9 XDMAC Global Channel Disable Register

**Name:** XDMAC\_GD

**Address:** 0x40078020

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
DI23	DI22	DI21	DI20	DI19	DI18	DI17	DI16
15	14	13	12	11	10	9	8
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8
7	6	5	4	3	2	1	0
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0

- **DIx: XDMAC Channel x Disable Bit**

0: This bit has no effect.

1: Disables channel x.

### 34.9.10 XDMAC Global Channel Status Register

**Name:** XDMAC\_GS

**Address:** 0x40078024

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16
15	14	13	12	11	10	9	8
ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8
7	6	5	4	3	2	1	0
ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0

- **STx: XDMAC Channel x Status Bit**

0: This bit indicates that the channel x is disabled.

1: This bit indicates that the channel x is enabled. If a channel disable request is issued, this bit remains asserted until pending transaction is completed.

### 34.9.11 XDMAC Global Channel Read Suspend Register

**Name:** XDMAC\_GRS

**Address:** 0x40078028

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
RS23	RS22	RS21	RS20	RS19	RS18	RS17	RS16
15	14	13	12	11	10	9	8
RS15	RS14	RS13	RS12	RS11	RS10	RS9	RS8
7	6	5	4	3	2	1	0
RS7	RS6	RS5	RS4	RS3	RS2	RS1	RS0

- **RSx: XDMAC Channel x Read Suspend Bit**

0: The read channel is not suspended.

1: The source requests for channel x are no longer serviced by the system scheduler.

### 34.9.12 XDMAC Global Channel Write Suspend Register

**Name:** XDMAC\_GWS

**Address:** 0x4007802C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WS23	WS22	WS21	WS20	WS19	WS18	WS17	WS16
15	14	13	12	11	10	9	8
WS15	WS14	WS13	WS12	WS11	WS10	WS9	WS8
7	6	5	4	3	2	1	0
WS7	WS6	WS5	WS4	WS3	WS2	WS1	WS0

- **WSx: XDMAC Channel x Write Suspend Bit**

0: The write channel is not suspended.

1: Destination requests are no longer routed to the scheduler.

### 34.9.13 XDMAC Global Channel Read Write Suspend Register

**Name:** XDMAC\_GRWS

**Address:** 0x40078030

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
RWS23	RWS22	RWS21	RWS20	RWS19	RWS18	RWS17	RWS16
15	14	13	12	11	10	9	8
RWS15	RWS14	RWS13	RWS12	RWS11	RWS10	RWS9	RWS8
7	6	5	4	3	2	1	0
RWS7	RWS6	RWS5	RWS4	RWS3	RWS2	RWS1	RWS0

- **RWSx: XDMAC Channel x Read Write Suspend Bit**

0: No effect

1: Read and Write requests are suspended.

### 34.9.14 XDMAC Global Channel Read Write Resume Register

**Name:** XDMAC\_GRWR

**Address:** 0x40078034

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
RWR23	RWR22	RWR21	RWR20	RWR19	RWR18	RWR17	RWR16
15	14	13	12	11	10	9	8
RWR15	RWR14	RWR13	RWR12	RWR11	RWR10	RWR9	RWR8
7	6	5	4	3	2	1	0
RWR7	RWR6	RWR5	RWR4	RWR3	RWR2	RWR1	RWR0

- **RWRx: XDMAC Channel x Read Write Resume Bit**

0: No effect

1: Read and Write requests are serviced.

### 34.9.15 XDMAC Global Channel Software Request Register

**Name:** XDMAC\_GSWR

**Address:** 0x40078038

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
SWREQ23	SWREQ22	SWREQ21	SWREQ20	SWREQ19	SWREQ18	SWREQ17	SWREQ16
15	14	13	12	11	10	9	8
SWREQ15	SWREQ14	SWREQ13	SWREQ12	SWREQ11	SWREQ10	SWREQ9	SWREQ8
7	6	5	4	3	2	1	0
SWREQ7	SWREQ6	SWREQ5	SWREQ4	SWREQ3	SWREQ2	SWREQ1	SWREQ0

- **SWREQx: XDMAC Channel x Software Request Bit**

0: No effect

1: Requests a DMA transfer for channel x.



### 34.9.16 XDMAC Global Channel Software Request Status Register

**Name:** XDMAC\_GSWS

**Address:** 0x4007803C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
SWRS23	SWRS22	SWRS21	SWRS20	SWRS19	SWRS18	SWRS17	SWRS16
15	14	13	12	11	10	9	8
SWRS15	SWRS14	SWRS13	SWRS12	SWRS11	SWRS10	SWRS9	SWRS8
7	6	5	4	3	2	1	0
SWRS7	SWRS6	SWRS5	SWRS4	SWRS3	SWRS2	SWRS1	SWRS0

- **SWRSx: XDMAC Channel x Software Request Status Bit**

0: Channel x Source request is serviced.

1: Channel x Source request is pending.

### 34.9.17 XDMAC Global Channel Software Flush Request Register

**Name:** XDMAC\_GSWF

**Address:** 0x40078040

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
SWF23	SWF22	SWF21	SWF20	SWF19	SWF18	SWF17	SWF16
15	14	13	12	11	10	9	8
SWF15	SWF14	SWF13	SWF12	SWF11	SWF10	SWF9	SWF8
7	6	5	4	3	2	1	0
SWF7	SWF6	SWF5	SWF4	SWF3	SWF2	SWF1	SWF0

- **SWFx: XDMAC Channel x Software Flush Request Bit**

0: No effect

1: Requests a DMA transfer flush for channel x. This bit is only relevant when the transfer is source peripheral synchronized.

### 34.9.18 XDMAC Channel x [x = 0..23] Interrupt Enable Register

**Name:** XDMAC\_CIE<sub>x</sub> [x = 0..23]

**Address:** 0x40078050 [0], 0x40078090 [1], 0x400780D0 [2], 0x40078110 [3], 0x40078150 [4], 0x40078190 [5], 0x400781D0 [6], 0x40078210 [7], 0x40078250 [8], 0x40078290 [9], 0x400782D0 [10], 0x40078310 [11], 0x40078350 [12], 0x40078390 [13], 0x400783D0 [14], 0x40078410 [15], 0x40078450 [16], 0x40078490 [17], 0x400784D0 [18], 0x40078510 [19], 0x40078550 [20], 0x40078590 [21], 0x400785D0 [22], 0x40078610 [23]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	ROIE	WBIE	RBIE	FIE	DIE	LIE	BIE

- **BIE: End of Block Interrupt Enable Bit**

0: No effect

1: Enables end of block interrupt

- **LIE: End of Linked List Interrupt Enable Bit**

0: No effect

1: Enables end of linked list interrupt

- **DIE: End of Disable Interrupt Enable Bit**

0: No effect

1: Enables end of disable interrupt

- **FIE: End of Flush Interrupt Enable Bit**

0: No effect

1: Enables end of flush interrupt

- **RBIE: Read Bus Error Interrupt Enable Bit**

0: No effect

1: Enables read bus error interrupt

- **WBIE: Write Bus Error Interrupt Enable Bit**

0: No effect

1: Enables write bus error interrupt

- **ROIE: Request Overflow Error Interrupt Enable Bit**

0: No effect

1: Enables Request Overflow Error Interrupt

### 34.9.19 XDMAC Channel x [x = 0..23] Interrupt Disable Register

**Name:** XDMAC\_CIDx [x = 0..23]

**Address:** 0x40078054 [0], 0x40078094 [1], 0x400780D4 [2], 0x40078114 [3], 0x40078154 [4], 0x40078194 [5], 0x400781D4 [6], 0x40078214 [7], 0x40078254 [8], 0x40078294 [9], 0x400782D4 [10], 0x40078314 [11], 0x40078354 [12], 0x40078394 [13], 0x400783D4 [14], 0x40078414 [15], 0x40078454 [16], 0x40078494 [17], 0x400784D4 [18], 0x40078514 [19], 0x40078554 [20], 0x40078594 [21], 0x400785D4 [22], 0x40078614 [23]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	ROID	WBEID	RBEID	FID	DID	LID	BID

- **BID: End of Block Interrupt Disable Bit**

0: No effect

1: Disables end of block interrupt

- **LID: End of Linked List Interrupt Disable Bit**

0: No effect

1: Disables end of linked list interrupt

- **DID: End of Disable Interrupt Disable Bit**

0: No effect

1: Disables end of disable interrupt

- **FID: End of Flush Interrupt Disable Bit**

0: No effect

1: Disables end of flush interrupt

- **RBEID: Read Bus Error Interrupt Disable Bit**

0: No effect

1: Disables bus error interrupt

- **WBEID: Write Bus Error Interrupt Disable Bit**

0: No effect

1: Disables bus error interrupt

- **ROID: Request Overflow Error Interrupt Disable Bit**

0: No effect

1: Disables Request Overflow Error Interrupt

### 34.9.20 XDMAC Channel x [x = 0..23] Interrupt Mask Register

**Name:** XDMAC\_CIMx [x = 0..23]

**Address:** 0x40078058 [0], 0x40078098 [1], 0x400780D8 [2], 0x40078118 [3], 0x40078158 [4], 0x40078198 [5], 0x400781D8 [6], 0x40078218 [7], 0x40078258 [8], 0x40078298 [9], 0x400782D8 [10], 0x40078318 [11], 0x40078358 [12], 0x40078398 [13], 0x400783D8 [14], 0x40078418 [15], 0x40078458 [16], 0x40078498 [17], 0x400784D8 [18], 0x40078518 [19], 0x40078558 [20], 0x40078598 [21], 0x400785D8 [22], 0x40078618 [23]

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	ROIM	WBEIM	RBEIM	FIM	DIM	LIM	BIM

- **BIM: End of Block Interrupt Mask Bit**

0: Block interrupt is masked.

1: Block interrupt is activated.

- **LIM: End of Linked List Interrupt Mask Bit**

0: End of linked list interrupt is masked.

1: End of linked list interrupt is activated.

- **DIM: End of Disable Interrupt Mask Bit**

0: End of disable interrupt is masked.

1: End of disable interrupt is activated.

- **FIM: End of Flush Interrupt Mask Bit**

0: End of flush interrupt is masked.

1: End of flush interrupt is activated.

- **RBEIM: Read Bus Error Interrupt Mask Bit**

0: Bus error interrupt is masked.

1: Bus error interrupt is activated.

- **WBEIM: Write Bus Error Interrupt Mask Bit**

0: Bus error interrupt is masked.

1: Bus error interrupt is activated.

- **ROIM: Request Overflow Error Interrupt Mask Bit**

0: Request Overflow interrupt is masked.

1: Request Overflow interrupt is activated.

### 34.9.21 XDMAC Channel x [x = 0..23] Interrupt Status Register

**Name:** XDMAC\_CISx [x = 0..23]

**Address:** 0x4007805C [0], 0x4007809C [1], 0x400780DC [2], 0x4007811C [3], 0x4007815C [4], 0x4007819C [5], 0x400781DC [6], 0x4007821C [7], 0x4007825C [8], 0x4007829C [9], 0x400782DC [10], 0x4007831C [11], 0x4007835C [12], 0x4007839C [13], 0x400783DC [14], 0x4007841C [15], 0x4007845C [16], 0x4007849C [17], 0x400784DC [18], 0x4007851C [19], 0x4007855C [20], 0x4007859C [21], 0x400785DC [22], 0x4007861C [23]

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	ROIS	WBEIS	RBEIS	FIS	DIS	LIS	BIS

- **BIS: End of Block Interrupt Status Bit**

0: End of block interrupt has not occurred.

1: End of block interrupt has occurred since the last read of the status register.

- **LIS: End of Linked List Interrupt Status Bit**

0: End of linked list condition has not occurred.

1: End of linked list condition has occurred since the last read of the status register.

- **DIS: End of Disable Interrupt Status Bit**

0: End of disable condition has not occurred.

1: End of disable condition has occurred since the last read of the status register.

- **FIS: End of Flush Interrupt Status Bit**

0: End of flush condition has not occurred.

1: End of flush condition has occurred since the last read of the status register.

- **RBEIS: Read Bus Error Interrupt Status Bit**

0: Read bus error condition has not occurred.

1: At least one bus error has been detected in a read access since the last read of the status register.

- **WBEIS: Write Bus Error Interrupt Status Bit**

0: Write bus error condition has not occurred.

1: At least one bus error has been detected in a write access since the last read of the status register.

- **ROIS: Request Overflow Error Interrupt Status Bit**

0: Overflow condition has not occurred.


1: Overflow condition has occurred at least once. (This information is only relevant for peripheral synchronized transfers.)

### 34.9.22 XDMAC Channel x [x = 0..23] Source Address Register

**Name:** XDMAC\_CSAx [x = 0..23]

**Address:** 0x40078060 [0], 0x400780A0 [1], 0x400780E0 [2], 0x40078120 [3], 0x40078160 [4], 0x400781A0 [5], 0x400781E0 [6], 0x40078220 [7], 0x40078260 [8], 0x400782A0 [9], 0x400782E0 [10], 0x40078320 [11], 0x40078360 [12], 0x400783A0 [13], 0x400783E0 [14], 0x40078420 [15], 0x40078460 [16], 0x400784A0 [17], 0x400784E0 [18], 0x40078520 [19], 0x40078560 [20], 0x400785A0 [21], 0x400785E0 [22], 0x40078620 [23]

**Access:** Read/Write



- **SA: Channel x Source Address**

Program this register with the source address of the DMA transfer.


A configuration error is generated when this address is not aligned with the transfer data size.

### 34.9.23 XDMAC Channel x [x = 0..23] Destination Address Register

**Name:** XDMAC\_CDAX [x = 0..23]

**Address:** 0x40078064 [0], 0x400780A4 [1], 0x400780E4 [2], 0x40078124 [3], 0x40078164 [4], 0x400781A4 [5], 0x400781E4 [6], 0x40078224 [7], 0x40078264 [8], 0x400782A4 [9], 0x400782E4 [10], 0x40078324 [11], 0x40078364 [12], 0x400783A4 [13], 0x400783E4 [14], 0x40078424 [15], 0x40078464 [16], 0x400784A4 [17], 0x400784E4 [18], 0x40078524 [19], 0x40078564 [20], 0x400785A4 [21], 0x400785E4 [22], 0x40078624 [23]

**Access:** Read/Write



- **DA: Channel x Destination Address**

Program this register with the destination address of the DMA transfer.

A configuration error is generated when this address is not aligned with the transfer data size.




### 34.9.24 XDMAC Channel x [x = 0..23] Next Descriptor Address Register

**Name:** XDMAC\_CNDAx [x = 0..23]

**Address:** 0x40078068 [0], 0x400780A8 [1], 0x400780E8 [2], 0x40078128 [3], 0x40078168 [4], 0x400781A8 [5], 0x400781E8 [6], 0x40078228 [7], 0x40078268 [8], 0x400782A8 [9], 0x400782E8 [10], 0x40078328 [11], 0x40078368 [12], 0x400783A8 [13], 0x400783E8 [14], 0x40078428 [15], 0x40078468 [16], 0x400784A8 [17], 0x400784E8 [18], 0x40078528 [19], 0x40078568 [20], 0x400785A8 [21], 0x400785E8 [22], 0x40078628 [23]

**Access:** Read/Write



- **NDAIF: Channel x Next Descriptor Interface**

0: The channel descriptor is retrieved through the system interface 0.

1: The channel descriptor is retrieved through the system interface 1.

- **NDA: Channel x Next Descriptor Address**

The 30-bit width of the NDA field represents the next descriptor address range 31:2. The descriptor is word-aligned and the two least significant register bits 1:0 are ignored.

### 34.9.25 XDMAC Channel x [x = 0..23] Next Descriptor Control Register

**Name:** XDMAC\_CNDCx [x = 0..23]

**Address:** 0x4007806C [0], 0x400780AC [1], 0x400780EC [2], 0x4007812C [3], 0x4007816C [4], 0x400781AC [5], 0x400781EC [6], 0x4007822C [7], 0x4007826C [8], 0x400782AC [9], 0x400782EC [10], 0x4007832C [11], 0x4007836C [12], 0x400783AC [13], 0x400783EC [14], 0x4007842C [15], 0x4007846C [16], 0x400784AC [17], 0x400784EC [18], 0x4007852C [19], 0x4007856C [20], 0x400785AC [21], 0x400785EC [22], 0x4007862C [23]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	NDVIEW		NDDUP	NDSUP	NDE

- **NDE: Channel x Next Descriptor Enable**

0 (DSCR\_FETCH\_DIS): Descriptor fetch is disabled

1 (DSCR\_FETCH\_EN): Descriptor fetch is enabled

- **NDSUP: Channel x Next Descriptor Source Update**

0 (SRC\_PARAMS\_UNCHANGED): Source parameters remain unchanged.

1 (SRC\_PARAMS\_UPDATED): Source parameters are updated when the descriptor is retrieved.

- **NDDUP: Channel x Next Descriptor Destination Update**

0 (DST\_PARAMS\_UNCHANGED): Destination parameters remain unchanged.

1 (DST\_PARAMS\_UPDATED): Destination parameters are updated when the descriptor is retrieved.

- **NDVIEW: Channel x Next Descriptor View**


Value	Name	Description
00	NDV0	Next Descriptor View 0
01	NDV1	Next Descriptor View 1
10	NDV2	Next Descriptor View 2
11	NDV3	Next Descriptor View 3

### 34.9.26 XDMAC Channel x [x = 0..23] Microblock Control Register

**Name:** XDMAC\_CUBCx [x = 0..23]

**Address:** 0x40078070 [0], 0x400780B0 [1], 0x400780F0 [2], 0x40078130 [3], 0x40078170 [4], 0x400781B0 [5], 0x400781F0 [6], 0x40078230 [7], 0x40078270 [8], 0x400782B0 [9], 0x400782F0 [10], 0x40078330 [11], 0x40078370 [12], 0x400783B0 [13], 0x400783F0 [14], 0x40078430 [15], 0x40078470 [16], 0x400784B0 [17], 0x400784F0 [18], 0x40078530 [19], 0x40078570 [20], 0x400785B0 [21], 0x400785F0 [22], 0x40078630 [23]

**Access:** Read/Write



- **UBLEN: Channel x Microblock Length**

This field indicates the number of data in the microblock. The microblock contains UBLEN data.

### 34.9.27 XDMAC Channel x [x = 0..23] Block Control Register

**Name:** XDMAC\_CBCx [x = 0..23]

**Address:** 0x40078074 [0], 0x400780B4 [1], 0x400780F4 [2], 0x40078134 [3], 0x40078174 [4], 0x400781B4 [5], 0x400781F4 [6], 0x40078234 [7], 0x40078274 [8], 0x400782B4 [9], 0x400782F4 [10], 0x40078334 [11], 0x40078374 [12], 0x400783B4 [13], 0x400783F4 [14], 0x40078434 [15], 0x40078474 [16], 0x400784B4 [17], 0x400784F4 [18], 0x40078534 [19], 0x40078574 [20], 0x400785B4 [21], 0x400785F4 [22], 0x40078634 [23]

**Access:** Read/Write

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	BLEN			
7	6	5	4	3	2	1	0
BLEN							

- **BLEN: Channel x Block Length**

The length of the block is (BLEN+1) microblocks.

### 34.9.28 XDMAC Channel x [x = 0..23] Configuration Register

**Name:** XDMAC\_CCx[x = 0..23]

**Address:** 0x40078078 [0], 0x400780B8 [1], 0x400780F8 [2], 0x40078138 [3], 0x40078178 [4], 0x400781B8 [5], 0x400781F8 [6], 0x40078238 [7], 0x40078278 [8], 0x400782B8 [9], 0x400782F8 [10], 0x40078338 [11], 0x40078378 [12], 0x400783B8 [13], 0x400783F8 [14], 0x40078438 [15], 0x40078478 [16], 0x400784B8 [17], 0x400784F8 [18], 0x40078538 [19], 0x40078578 [20], 0x400785B8 [21], 0x400785F8 [22], 0x40078638 [23]

**Access:** Read/Write

31	30	29	28	27	26	25	24
-		PERID					
23	22	21	20	19	18	17	16
WRIP	RDIP	INITD	-	DAM		SAM	
15	14	13	12	11	10	9	8
-	DIF	SIF	DWIDTH		CSIZE		
7	6	5	4	3	2	1	0
MEMSET	SWREQ	PROT	DSYNC	-	MBSIZE		TYPE

- **TYPE: Channel x Transfer Type**

0 (MEM\_TRAN): Self triggered mode (Memory to Memory Transfer).

1 (PER\_TRAN): Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).

- **MBSIZE: Channel x Memory Burst Size**

Value	Name	Description
00	SINGLE	The memory burst size is set to one.
01	FOUR	The memory burst size is set to four.
10	EIGHT	The memory burst size is set to eight.
11	SIXTEEN	The memory burst size is set to sixteen.

- **DSYNC: Channel x Synchronization**

0 (PER2MEM): Peripheral to Memory transfer

1 (MEM2PER): Memory to Peripheral transfer

- **PROT: Channel x Protection**

0 (SEC): Channel is secured

1 (UNSEC): Channel is unsecured

- **SWREQ: Channel x Software Request Trigger**

0 (HWR\_CONNECTED): Hardware request line is connected to the peripheral request line.

1 (SWR\_CONNECTED): Software request is connected to the peripheral request line.

- **MEMSET: Channel x Fill Block of memory**

0 (NORMAL\_MODE): Memset is not activated

1 (HW\_MODE): Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis.

- **CSIZE: Channel x Chunk Size**

Value	Name	Description
000	CHK_1	1 data transferred
001	CHK_2	2 data transferred
010	CHK_4	4 data transferred
011	CHK_8	8 data transferred
100	CHK_16	16 data transferred

- **DWIDTH: Channel x Data Width**

Value	Name	Description
00	BYTE	The data size is set to 8 bits
01	HALFWORD	The data size is set to 16 bits
1X	WORD	The data size is set to 32 bits

- **SIF: Channel x Source Interface Identifier**

0 (AHB\_IF0): The data is read through the system bus interface 0

1 (AHB\_IF1): The data is read through the system bus interface 1

- **DIF: Channel x Destination Interface Identifier**

0 (AHB\_IF0): The data is written through the system bus interface 0

1 (AHB\_IF1): The data is written though the system bus interface 1

- **SAM: Channel x Source Addressing Mode**

Value	Name	Description
00	FIXED_AM	The address remains unchanged.
01	INCREMENTED_AM	The addressing mode is incremented (the increment size is set to the data size).
10	UBS_AM	The microblock stride is added at the microblock boundary.
11	UBS_DS_AM	The microblock stride is added at the microblock boundary, the data stride is added at the data boundary.

- **DAM: Channel x Destination Addressing Mode**

Value	Name	Description
00	FIXED_AM	The address remains unchanged.
01	INCREMENTED_AM	The addressing mode is incremented (the increment size is set to the data size).
10	UBS_AM	The microblock stride is added at the microblock boundary.
11	UBS_DS_AM	The microblock stride is added at the microblock boundary, the data stride is added at the data boundary.

- **INITD: Channel Initialization Terminated (this bit is read-only)**

0 (TERMINATED): Channel initialization is in progress.

1 (IN\_PROGRESS): Channel initialization is completed.

- **RDIP: Read in Progress (this bit is read-only)**

0 (DONE): No Active read transaction on the bus.

1 (IN\_PROGRESS): A read transaction is in progress.

- **WRIP: Write in Progress (this bit is read-only)**

0 (DONE): No Active write transaction on the bus.

1 (IN\_PROGRESS): A Write transaction is in progress.


- **PERID: Channel x Peripheral Identifier**

### 34.9.29 XDMAC Channel x [x = 0..23] Data Stride Memory Set Pattern Register

**Name:** XDMAC\_CDS\_MSPx [x = 0..23]

**Address:** 0x4007807C [0], 0x400780BC [1], 0x400780FC [2], 0x4007813C [3], 0x4007817C [4], 0x400781BC [5], 0x400781FC [6], 0x4007823C [7], 0x4007827C [8], 0x400782BC [9], 0x400782FC [10], 0x4007833C [11], 0x4007837C [12], 0x400783BC [13], 0x400783FC [14], 0x4007843C [15], 0x4007847C [16], 0x400784BC [17], 0x400784FC [18], 0x4007853C [19], 0x4007857C [20], 0x400785BC [21], 0x400785FC [22], 0x4007863C [23]

**Access:** Read/Write



- **SDS\_MSP: Channel x Source Data stride or Memory Set Pattern**

When XDMAC\_CCx.MEMSET = 0, this field indicates the source data stride.

When XDMAC\_CCx.MEMSET = 1, this field indicates the memory set pattern.

- **DDS\_MSP: Channel x Destination Data Stride or Memory Set Pattern**

When XDMAC\_CCx.MEMSET = 0, this field indicates the destination data stride.

When XDMAC\_CCx.MEMSET = 1, this field indicates the memory set pattern.




### 34.9.30 XDMAC Channel x [x = 0..23] Source Microblock Stride Register

**Name:** XDMAC\_CSUSx [x = 0..23]

**Address:** 0x40078080 [0], 0x400780C0 [1], 0x40078100 [2], 0x40078140 [3], 0x40078180 [4], 0x400781C0 [5], 0x40078200 [6], 0x40078240 [7], 0x40078280 [8], 0x400782C0 [9], 0x40078300 [10], 0x40078340 [11], 0x40078380 [12], 0x400783C0 [13], 0x40078400 [14], 0x40078440 [15], 0x40078480 [16], 0x400784C0 [17], 0x40078500 [18], 0x40078540 [19], 0x40078580 [20], 0x400785C0 [21], 0x40078600 [22], 0x40078640 [23]

**Access:** Read/Write



- **SUBS: Channel x Source Microblock Stride**


Two's complement microblock stride for channel x.

### 34.9.31 XDMAC Channel x [x = 0..23] Destination Microblock Stride Register

**Name:** XDMAC\_CDUSx [x = 0..23]

**Address:** 0x40078084 [0], 0x400780C4 [1], 0x40078104 [2], 0x40078144 [3], 0x40078184 [4], 0x400781C4 [5], 0x40078204 [6], 0x40078244 [7], 0x40078284 [8], 0x400782C4 [9], 0x40078304 [10], 0x40078344 [11], 0x40078384 [12], 0x400783C4 [13], 0x40078404 [14], 0x40078444 [15], 0x40078484 [16], 0x400784C4 [17], 0x40078504 [18], 0x40078544 [19], 0x40078584 [20], 0x400785C4 [21], 0x40078604 [22], 0x40078644 [23]

**Access:** Read/Write



- **DUBS: Channel x Destination Microblock Stride**

Two's complement microblock stride for channel x.

## 35. Image Sensor Interface (ISI)

### 35.1 Description

The Image Sensor Interface (ISI) connects a CMOS-type image sensor to the processor and provides image capture in various formats. The ISI performs data conversion, if necessary, before the storage in memory through DMA.

The ISI supports color CMOS image sensor and grayscale image sensors with a reduced set of functionalities.

In grayscale mode, the data stream is stored in memory without any processing and so is not compatible with the LCD controller.

Internal FIFOs on the preview and codec paths are used to store the incoming data. The RGB output on the preview path is compatible with the LCD controller. This module outputs the data in RGB format (LCD compatible) and has scaling capabilities to make it compliant to the LCD display resolution (see [Table 35-5 on page 536](#)).

Several input formats such as preprocessed RGB or YCbCr are supported through the data bus interface.

The ISI supports two modes of synchronization:


- Hardware with ISI\_VSYNC and ISI\_HSYNC signals
- International Telecommunication Union Recommendation *ITU-R BT.656-4* Start-of-Active-Video (SAV) and End-of-Active-Video (EAV) synchronization sequence

Using EAV/SAV for synchronization reduces the pin count (ISI\_VSYNC, ISI\_HSYNC not used). The polarity of the synchronization pulse is programmable to comply with the sensor signals.

**Table 35-1. I/O Description**

Signal	Direction	Description
ISI_VSYNC	In	Vertical Synchronization
ISI_HSYNC	In	Horizontal Synchronization
ISI_DATA[11..0]	In	Sensor Pixel Data
ISI_MCK	Out	Master Clock Provided to the Image Sensor
ISI_PCK	In	Pixel Clock Provided by the Image Sensor

**Figure 35-1. ISI Connection Example**




## 35.2 Embedded Characteristics

- ITU-R BT. 601/656 8-bit Mode External Interface Support
- Supports up to 12-bit Grayscale CMOS Sensors
- Support for ITU-R BT.656-4 SAV and EAV Synchronization
- Vertical and Horizontal Resolutions up to 2048 × 2048
- Preview Path up to 640 × 480 in RGB Mode
- Codec Path up to 2048 × 2048
- 16-byte FIFO on Codec Path
- 16-byte FIFO on Preview Path
- Support for Packed Data Formatting for YCbCr 4:2:2 Formats
- Preview Scaler to Generate Smaller Size image
- Programmable Frame Capture Rate
- VGA, QVGA, CIF, QCIF Formats Supported for LCD Preview
- Custom Formats with Horizontal and Vertical Preview Size as Multiples of 16 Also Supported for LCD Preview

## 35.3 Block Diagram

Figure 35-2. ISI Block Diagram



## 35.4 Product Dependencies

### 35.4.1 I/O Lines

The pins used for interfacing the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the ISI pins to their peripheral functions.

**Table 35-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
ISI	ISI_D0	PD22	D
ISI	ISI_D1	PD21	D
ISI	ISI_D2	PB3	D
ISI	ISI_D3	PA9	B
ISI	ISI_D4	PA5	B
ISI	ISI_D5	PD11	D
ISI	ISI_D6	PD12	D
ISI	ISI_D7	PA27	D
ISI	ISI_D8	PD27	D
ISI	ISI_D9	PD28	D
ISI	ISI_D10	PD30	D
ISI	ISI_D11	PD31	D
ISI	ISI_HSYNC	PD24	D
ISI	ISI_PCK	PA24	D
ISI	ISI_VSYNC	PD25	D

### 35.4.2 Power Management

The ISI can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the ISI clock.

### 35.4.3 Interrupt Sources

The ISI interface has an interrupt line connected to the interrupt controller. Handling the ISI interrupt requires programming the interrupt controller before configuring the ISI.

**Table 35-3. Peripheral IDs**

Instance	ID
ISI	59

## 35.5 Functional Description

The Image Sensor Interface (ISI) supports direct connection to the ITU-R BT. 601/656 8-bit mode compliant sensors and up to 12-bit grayscale sensors. It receives the image data stream from the image sensor on the 12-bit data bus.

This module receives up to 12 bits for data, the horizontal and vertical synchronizations and the pixel clock. The reduced pin count alternative for synchronization is supported for sensors that embed SAV (start of active video) and EAV (end of active video) delimiters in the data stream.

The Image Sensor Interface interrupt line is connected to the Advanced Interrupt Controller and can trigger an interrupt at the beginning of each frame and at the end of a DMA frame transfer. If the SAV/EAV synchronization is used, an interrupt can be triggered on each delimiter event.

For 8-bit color sensors, the data stream received can be in several possible formats: YCbCr 4:2:2, RGB 8:8:8, RGB 5:6:5 and may be processed before the storage in memory. When the preview DMA channel is configured and enabled, the preview path is activated and an 'RGB frame' is moved to memory. The preview path frame rate is configured with the FRATE field of the ISI\_CFG1 register. When the codec DMA channel is configured and enabled, the codec path is activated and a 'YCbCr 4:2:2 frame' is captured as soon as the ISI\_CDC bit of the ISI Control Register (ISI\_CR) is set.

When the FULL bit of the ISI\_CFG1 register is set, both preview DMA channel and codec DMA channel can operate simultaneously. When a zero is written to the FULL bit of the ISI\_CFG1 register, a hardware scheduler checks the FRATE field. If its value is zero, a preview frame is skipped and a codec frame is moved to memory instead. If its value is other than zero, at least one free frame slot is available. The scheduler postpones the codec frame to that free available frame slot.

The data stream may be sent on both preview path and codec path if the value of bit ISI\_CDC in the ISI\_CR is one. To optimize the bandwidth, the codec path should be enabled only when a capture is required.

In grayscale mode, the input data stream is stored in memory without any processing. The 12-bit data, which represent the grayscale level for the pixel, is stored in memory one or two pixels per word, depending on the GS\_MODE bit in the ISI\_CFG2 register. The codec datapath is not available when grayscale image is selected.

A frame rate counter allows users to capture all frames or 1 out of every 2 to 8 frames.


## 35.5.1 Data Timing

### 35.5.1.1 VSYNC/HSYNC Data Timing

In the VSYNC/HSYNC synchronization, the valid data is captured with the active edge of the pixel clock (ISI\_PCK), after SFD lines of vertical blanking and SLD pixel clock periods delay programmed in the ISI\_CR.

The data timing using horizontal and vertical synchronization are shown in [Figure 35-4](#).

**Figure 35-3. HSYNC and VSYNC Synchronization**




### 35.5.1.2 SAV/EAV Data Timing

The ITU-RBT.656-4 standard defines the functional timing for an 8-bit wide interface.

There are two timing reference signals, one at the beginning of each video data block SAV (0xFF000080) and one at the end of each video data block EAV (0xFF00009D). Only data sent between EAV and SAV is captured. Horizontal blanking and vertical blanking are ignored. Use of the SAV and EAV synchronization eliminates the ISI\_VSYNC and ISI\_HSYNC signals from the interface, thereby reducing the pin count. In order to retrieve both frame and line synchronization properly, at least one line of vertical blanking is mandatory.

The data timing using EAV/SAV sequence synchronization are shown in [Figure 35-4](#).

**Figure 35-4. SAV and EAV Sequence Synchronization**



## 35.5.2 Data Ordering

The RGB color space format is required for viewing images on a display screen preview, and the YCbCr color space format is required for encoding.

All the sensors do not output the YCbCr or RGB components in the same order. The ISI allows the user to program the same component order as the sensor, reducing software treatments to restore the right format.

**Table 35-4. Data Ordering in YCbCr Mode**

Mode	Byte 0	Byte 1	Byte 2	Byte 3
Default	Cb(i)	Y(i)	Cr(i)	Y(i+1)
Mode 1	Cr(i)	Y(i)	Cb(i)	Y(i+1)
Mode 2	Y(i)	Cb(i)	Y(i+1)	Cr(i)
Mode 3	Y(i)	Cr(i)	Y(i+1)	Cb(i)

**Table 35-5. RGB Format in Default Mode, RGB\_CFG = 00, No Swap**

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
RGB 8:8:8	Byte 0	R7(i)	R6(i)	R5(i)	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)
	Byte 1	G7(i)	G6(i)	G5(i)	G4(i)	G3(i)	G2(i)	G1(i)	G0(i)
	Byte 2	B7(i)	B6(i)	B5(i)	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)
	Byte 3	R7(i+1)	R6(i+1)	R5(i+1)	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)
RGB 5:6:5	Byte 0	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)	G5(i)	G4(i)	G3(i)
	Byte 1	G2(i)	G1(i)	G0(i)	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)
	Byte 2	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)	G5(i+1)	G4(i+1)	G3(i+1)
	Byte 3	G2(i+1)	G1(i+1)	G0(i+1)	B4(i+1)	B3(i+1)	B2(i+1)	B1(i+1)	B0(i+1)

**Table 35-6. RGB Format, RGB\_CFG = 10 (Mode 2), No Swap**

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
RGB 5:6:5	Byte 0	G2(i)	G1(i)	G0(i)	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)
	Byte 1	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)	G5(i)	G4(i)	G3(i)
	Byte 2	G2(i+1)	G1(i+1)	G0(i+1)	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)
	Byte 3	B4(i+1)	B3(i+1)	B2(i+1)	B1(i+1)	B0(i+1)	G5(i+1)	G4(i+1)	G3(i+1)

**Table 35-7. RGB Format in Default Mode, RGB\_CFG = 00, Swap Activated**

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
RGB 8:8:8	Byte 0	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)	R5(i)	R6(i)	R7(i)
	Byte 1	G0(i)	G1(i)	G2(i)	G3(i)	G4(i)	G5(i)	G6(i)	G7(i)
	Byte 2	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	B5(i)	B6(i)	B7(i)
	Byte 3	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)	R5(i+1)	R6(i+1)	R7(i+1)
RGB 5:6:5	Byte 0	G3(i)	G4(i)	G5(i)	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)
	Byte 1	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	G0(i)	G1(i)	G2(i)
	Byte 2	G3(i+1)	G4(i+1)	G5(i+1)	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)
	Byte 3	B0(i+1)	B1(i+1)	B2(i+1)	B3(i+1)	B4(i+1)	G0(i+1)	G1(i+1)	G2(i+1)



The RGB 5:6:5 input format is processed to be displayed as RGB 5:6:5 format, compliant with the 16-bit mode of the LCD controller.

### 35.5.3 Clocks

The sensor master clock (ISI\_MCK) can be generated either by the Advanced Power Management Controller (APMC) through a Programmable Clock output or by an external oscillator connected to the sensor.

None of the sensors embed a power management controller, so providing the clock by the APMC is a simple and efficient way to control power consumption of the system.

Care must be taken when programming the system clock. The ISI has two clock domains, the sensor master clock and the pixel clock provided by sensor. The two clock domains are not synchronized, but the sensor master clock must be faster than the pixel clock.

### 35.5.4 Preview Path

#### 35.5.4.1 Scaling, Decimation (Subsampling)

This module resizes captured 8-bit color sensor images to fit the LCD display format. The resize module performs only downscaling. The same ratio is applied for both horizontal and vertical resize, then a fractional decimation algorithm is applied.

The decimation factor is a multiple of 1/16; values 0 to 15 are forbidden.

**Table 35-8. Decimation Factor**

Decimation Value	0–15	16	17	18	19	...	124	125	126	127
Decimation Factor	—	1	1.063	1.125	1.188	...	7.750	7.813	7.875	7.938

**Table 35-9. Decimation and Scaler Offset Values**

OUTPUT	INPUT	352 × 288	640 × 480	800 × 600	1280 × 1024	1600 × 1200	2048 × 1536
VGA 640 × 480	F	—	16	20	32	40	51
QVGA 320 × 240	F	16	32	40	64	80	102
CIF 352 × 288	F	16	26	33	56	66	85
QCIF 176 × 144	F	32	53	66	113	133	170

Example:


Input 1280 × 1024 Output = 640 × 480

Hratio = 1280/640 = 2

Vratio = 1024/480 = 2.1333

The decimation factor is 2 so 32/16.

Figure 35-5. Resize Examples



### 35.5.4.2 Color Space Conversion

This module converts YCrCb or YUV pixels to RGB color space. Clipping is performed to ensure that the samples value do not exceed the allowable range. The conversion matrix is defined below and is fully programmable:

$$\begin{bmatrix} R \\ G \\ B \end{bmatrix} = \begin{bmatrix} C_0 & 0 & C_1 \\ C_0 & -C_2 & -C_3 \\ C_0 & C_4 & 0 \end{bmatrix} \times \begin{bmatrix} Y - Y_{off} \\ C_b - C_{boff} \\ C_r - C_{roff} \end{bmatrix}$$

Example of programmable value to convert YCrCb to RGB:

$$\begin{cases} R = 1.164 \cdot (Y - 16) + 1.596 \cdot (C_r - 128) \\ G = 1.164 \cdot (Y - 16) - 0.813 \cdot (C_r - 128) - 0.392 \cdot (C_b - 128) \\ B = 1.164 \cdot (Y - 16) + 2.107 \cdot (C_b - 128) \end{cases}$$

An example of programmable value to convert from YUV to RGB:

$$\begin{cases} R = Y + 1.596 \cdot V \\ G = Y - 0.394 \cdot U - 0.436 \cdot V \\ B = Y + 2.032 \cdot U \end{cases}$$

### 35.5.4.3 Memory Interface

#### RGB Mode

The preview datapath contains a data formatter that converts 8:8:8 pixel to RGB 5:6:5 format compliant with the 16-bit format of the LCD controller. In general, when converting from a color channel with more bits to one with fewer bits, the formatter module discards the lower-order bits.

For example, converting from RGB 8:8:8 to RGB 5:6:5, the formatter module discards the three LSBs from the red and blue channels, and two LSBs from the green channel.

#### 12-bit Grayscale Mode

ISI\_DATA[11:0] is the physical interface to the ISI. These bits are sampled and written to memory.

When 12-bit grayscale mode is enabled, two memory formats are supported:

ISI\_CFG2.GS\_MODE = 0: two pixels per word

ISI\_CFG2.GS\_MODE = 1: one pixel per word

The following tables illustrate the memory mapping for the two formats.

**Table 35-10. Grayscale Memory Mapping Configuration for 12-bit Data (ISI\_CFG2.GS\_MODE = 0: two pixels per word)**

31	30	29	28	27	26	25	24
Pixel 0 [11:4]							
23	22	21	20	19	18	17	16
Pixel 0 [3:0]				–	–	–	–
15	14	13	12	11	10	9	8
Pixel 1 [11:4]							
7	6	5	4	3	2	1	0
Pixel 1 [3:0]				–	–	–	–

**Table 35-11. Grayscale Memory Mapping Configuration for 12-bit Data (ISI\_CFG2.GS\_MODE = 1: one pixel per word)**

31	30	29	28	27	26	25	24
Pixel 0 [11:4]							
23	22	21	20	19	18	17	16
Pixel 0 [3:0]				–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

## 8-bit Grayscale Mode

For 8-bit grayscale mode, ISI\_DATA[7:0] on the 12-bit data bus is the physical interface to the ISI. These bits are sampled and written to memory.

To enable 8-bit grayscale mode, configure ISI\_CFG2 as follows:

- Clear ISI\_CFG2.GRAYSCALE.
- Clear ISI\_CFG2.RGB\_SWAP.
- Clear ISI\_CFG2.COL\_SPACE.
- Configure the field ISI\_CFG2.YCC\_SWAP to value 0.
- Configure the field ISI\_CFG2.IM\_VSIZE with the vertical resolution of the image minus 1.
- Configure the field ISI\_CFG2.IM\_HSIZE with the horizontal resolution of the image divided by 2. The horizontal resolution must be a multiple of 2.

The codec datapath is used to capture the 8-bit grayscale image. Use the following configuration:

- Set ISI\_DMA\_C\_CTRL.C\_FETCH.
- Configure ISI\_DMA\_C\_DSCR.C\_DSCR with the descriptor address.
- Write a one to the bit ISI\_DMA\_CHER.C\_CH\_EN.

**Table 35-12. Memory Mapping for 8-bit Grayscale Mode**

31	30	29	28	27	26	25	24
Pixel 3							
23	22	21	20	19	18	17	16
Pixel 2							
15	14	13	12	11	10	9	8
Pixel 1							
7	6	5	4	3	2	1	0
Pixel 0							

#### 35.5.4.4 FIFO and DMA Features

Both preview and codec datapaths contain FIFOs. These asynchronous buffers are used to safely transfer formatted pixels from the pixel clock domain to the AHB clock domain. A video arbiter is used to manage FIFO thresholds and triggers a relevant DMA request through the AHB master interface. Thus, depending on the FIFO state, a specified length burst is asserted. Regarding AHB master interface, it supports Scatter DMA mode through linked list operation. This mode of operation improves flexibility of image buffer location and allows the user to allocate two or more frame buffers. The destination frame buffers are defined by a series of Frame Buffer Descriptors (FBD). Each FBD controls the transfer of one entire frame and then optionally loads a further FBD to switch the DMA operation at another frame buffer address. The FBD is defined by a series of three words. The first one defines the current frame buffer address (named DMA\_X\_ADDR register), the second defines control information (named DMA\_X\_CTRL register) and the third defines the next descriptor address (named DMA\_X\_DSCR). DMA transfer mode with linked list support is available for both codec and preview datapath. The data to be transferred described by an FBD requires several burst accesses. In the following example, the use of two ping-pong frame buffers is described.

Example:

The first FBD, stored at address 0x00030000, defines the location of the first frame buffer. This address is programmed in the ISI user interface DMA\_P\_DSCR. To enable the descriptor fetch operation, the value 0x00000001 must be written to the DMA\_P\_CTRL register. LLI\_0 and LLI\_1 are the two descriptors of the linked list.

Destination address: frame buffer ID0 0x02A000 (LLI\_0.DMA\_P\_ADDR)

Transfer 0 Control Information, fetch and writeback: 0x00000003 (LLI\_0.DMA\_P\_CTRL)

Next FBD address: 0x00030010 (LLI\_0.DMA\_P\_DSCR)

Second FBD, stored at address 0x00030010, defines the location of the second frame buffer.


Destination address: frame buffer ID1 0x0003A000 (LLI\_1.DMA\_P\_ADDR)

Transfer 1 Control information fetch and writeback: 0x00000003 (LLI\_1.DMA\_P\_CTRL)

Next FBD address: 0x00030000, wrapping to first FBD (LLI\_1.DMA\_P\_DSCR)

Using this technique, several frame buffers can be configured through the linked list. [Figure 35-6](#) illustrates a typical three frame buffer application. Frame n is mapped to frame buffer 0, frame n+1 is mapped to frame buffer 1, frame n+2 is mapped to frame buffer 2, further frames wrap. A codec request occurs, and the full-size 4:2:2 encoded frame is stored in a dedicated memory space.

**Figure 35-6. Three Frame Buffers Application and Memory Mapping**



## 35.5.5 Codec Path

### 35.5.5.1 Color Space Conversion

Depending on user selection, this module can be bypassed so that input YCrCb stream is directly connected to the format converter module. If the RGB input stream is selected, this module converts RGB to YCrCb color space with the formulas given below:

$$\begin{bmatrix} Y \\ C_r \\ C_b \end{bmatrix} = \begin{bmatrix} C_0 & C_1 & C_2 \\ C_3 & -C_4 & -C_5 \\ -C_6 & -C_7 & C_8 \end{bmatrix} \times \begin{bmatrix} R \\ G \\ B \end{bmatrix} + \begin{bmatrix} Y_{off} \\ Cr_{off} \\ Cb_{off} \end{bmatrix}$$

An example of coefficients is given below:

$$\begin{cases} Y = 0.257 \cdot R + 0.504 \cdot G + 0.098 \cdot B + 16 \\ C_r = 0.439 \cdot R - 0.368 \cdot G - 0.071 \cdot B + 128 \\ C_b = -0.148 \cdot R - 0.291 \cdot G + 0.439 \cdot B + 128 \end{cases}$$

### 35.5.5.2 Memory Interface

Dedicated FIFOs are used to support packed memory mapping. YCrCb pixel components are sent in a single 32-bit word in a contiguous space (packed). Data is stored in the order of natural scan lines. Planar mode is not supported.

### 35.5.5.3 DMA Features

Like preview datapath, codec datapath DMA mode uses linked list operation.

## 35.6 Image Sensor Interface (ISI) User Interface

**Table 35-13. Register Mapping**

Offset	Register	Name	Access	Reset Value
0x00	ISI Configuration 1 Register	ISI_CFG1	Read/Write	0x00000000
0x04	ISI Configuration 2 Register	ISI_CFG2	Read/Write	0x00000000
0x08	ISI Preview Size Register	ISI_PSIZE	Read/Write	0x00000000
0x0C	ISI Preview Decimation Factor Register	ISI_PDECF	Read/Write	0x00000010
0x10	ISI Color Space Conversion YCrCb To RGB Set 0 Register	ISI_Y2R_SET0	Read/Write	0x6832CC95
0x14	ISI Color Space Conversion YCrCb To RGB Set 1 Register	ISI_Y2R_SET1	Read/Write	0x00007102
0x18	ISI Color Space Conversion RGB To YCrCb Set 0 Register	ISI_R2Y_SET0	Read/Write	0x01324145
0x1C	ISI Color Space Conversion RGB To YCrCb Set 1 Register	ISI_R2Y_SET1	Read/Write	0x01245E38
0x20	ISI Color Space Conversion RGB To YCrCb Set 2 Register	ISI_R2Y_SET2	Read/Write	0x01384A4B
0x24	ISI Control Register	ISI_CR	Write-only	–
0x28	ISI Status Register	ISI_SR	Read-only	0x00000000
0x2C	ISI Interrupt Enable Register	ISI_IER	Write-only	–
0x30	ISI Interrupt Disable Register	ISI_IDR	Write-only	–
0x34	ISI Interrupt Mask Register	ISI_IMR	Read-only	0x00000000
0x38	DMA Channel Enable Register	ISI_DMA_CHER	Write-only	–
0x3C	DMA Channel Disable Register	ISI_DMA_CHDR	Write-only	–
0x40	DMA Channel Status Register	ISI_DMA_CHSR	Read-only	0x00000000
0x44	DMA Preview Base Address Register	ISI_DMA_P_ADDR	Read/Write	0x00000000
0x48	DMA Preview Control Register	ISI_DMA_P_CTRL	Read/Write	0x00000000
0x4C	DMA Preview Descriptor Address Register	ISI_DMA_P_DSCR	Read/Write	0x00000000
0x50	DMA Codec Base Address Register	ISI_DMA_C_ADDR	Read/Write	0x00000000
0x54	DMA Codec Control Register	ISI_DMA_C_CTRL	Read/Write	0x00000000
0x58	DMA Codec Descriptor Address Register	ISI_DMA_C_DSCR	Read/Write	0x00000000
0x5C–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	ISI_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	ISI_WPSR	Read-only	0x00000000
0xEC–0xF8	Reserved	–	–	–
0xFC	Reserved	–	–	–

Note: Several parts of the ISI controller use the pixel clock provided by the image sensor (ISI\_PCK). Thus the user must first program the image sensor to provide this clock (ISI\_PCK) before programming the Image Sensor Controller.



### 35.6.1 ISI Configuration 1 Register

**Name:** ISI\_CFG1

**Address:** 0x4004C000

**Access:** Read/Write

31	30	29	28	27	26	25	24
SFD							
23	22	21	20	19	18	17	16
SLD							
15	14	13	12	11	10	9	8
–	THMASK		FULL	DISCR	FRATE		
7	6	5	4	3	2	1	0
CRC_SYNC	EMB_SYNC	–	PIXCLK_POL	VSYNC_POL	HSYNC_POL	–	–

- **HSYNC\_POL: Horizontal Synchronization Polarity**

0: HSYNC active high.

1: HSYNC active low.

- **VSYNC\_POL: Vertical Synchronization Polarity**

0: VSYNC active high.

1: VSYNC active low.

- **PIXCLK\_POL: Pixel Clock Polarity**

0: Data is sampled on rising edge of pixel clock.

1: Data is sampled on falling edge of pixel clock.

- **EMB\_SYNC: Embedded Synchronization**

0: Synchronization by HSYNC, VSYNC.

1: Synchronization by embedded synchronization sequence SAV/EAV.

- **CRC\_SYNC: Embedded Synchronization Correction**

0: No CRC correction is performed on embedded synchronization.

1: CRC correction is performed. If the correction is not possible, the current frame is discarded and the CRC\_ERR bit is set in the ISI\_SR.

- **FRATE: Frame Rate [0..7]**

0: All the frames are captured, else one frame every FRATE + 1 is captured.

- **DISCR: Disable Codec Request**

0: Codec datapath DMA interface requires a request to restart.

1: Codec datapath DMA automatically restarts.

- **FULL: Full Mode is Allowed**

0: The codec frame is transferred to memory when an available frame slot is detected.

1: Both preview and codec DMA channels are operating simultaneously.

- **THMASK: Threshold Mask**

Value	Name	Description
0	BEATS_4	Only 4 beats AHB burst allowed
1	BEATS_8	Only 4 and 8 beats AHB burst allowed
2	BEATS_16	4, 8 and 16 beats AHB burst allowed

- **SLD: Start of Line Delay**

SLD pixel clock periods to wait before the beginning of a line.

- **SFD: Start of Frame Delay**

SFD lines are skipped at the beginning of the frame.

### 35.6.2 ISI Configuration 2 Register

**Name:** ISI\_CFG2  
**Address:** 0x4004C004  
**Access:** Read/Write

31	30	29	28	27	26	25	24
RGB_CFG		YCC_SWAP		-	IM_HSIZE		
23	22	21	20	19	18	17	16
IM_HSIZE							
15	14	13	12	11	10	9	8
COL_SPACE	RGB_SWAP	GRAYSCALE	RGB_MODE	GS_MODE	IM_VSIZE		
7	6	5	4	3	2	1	0
IM_VSIZE							

- **IM\_VSIZE: Vertical Size of the Image Sensor [0..2047]**

IM\_VSIZE = Vertical size - 1

- **GS\_MODE: Grayscale Pixel Format Mode**

0: 2 pixels per word.

1: 1 pixel per word.

- **RGB\_MODE: RGB Input Mode**

0: RGB 8:8:8 24 bits.

1: RGB 5:6:5 16 bits.

- **GRAYSCALE: Grayscale Mode Format Enable**

0: Grayscale mode is disabled.

1: Input image is assumed to be grayscale-coded.

- **RGB\_SWAP: RGB Format Swap Mode**

0: D7 → R7.

1: D0 → R7.

The RGB\_SWAP has no effect when grayscale mode is enabled.

- **COL\_SPACE: Color Space for the Image Data**

0: YCbCr.

1: RGB.

- **IM\_HSIZE: Horizontal Size of the Image Sensor [0..2047]**

If 8-bit grayscale mode is enabled, IM\_HSIZE = (Horizontal size/2) - 1.

Else IM\_HSIZE = Horizontal size - 1.

- **YCC\_SWAP: YCrCb Format Swap Mode**

Defines the YCC image data.

Value	Name	Description
0	DEFAULT	Byte 0 Cb(i) Byte 1 Y(i) Byte 2 Cr(i) Byte 3 Y(i+1)
1	MODE1	Byte 0 Cr(i) Byte 1 Y(i) Byte 2 Cb(i) Byte 3 Y(i+1)
2	MODE2	Byte 0 Y(i) Byte 1 Cb(i) Byte 2 Y(i+1) Byte 3 Cr(i)
3	MODE3	Byte 0 Y(i) Byte 1 Cr(i) Byte 2 Y(i+1) Byte 3 Cb(i)

- **RGB\_CFG: RGB Pixel Mapping Configuration**

Defines RGB pattern when RGB\_MODE is set to 1.

Value	Name	Description
0	DEFAULT	Byte 0 R/G(MSB) Byte 1 G(LSB)/B Byte 2 R/G(MSB) Byte 3 G(LSB)/B
1	MODE1	Byte 0 B/G(MSB) Byte 1 G(LSB)/R Byte 2 B/G(MSB) Byte 3 G(LSB)/R
2	MODE2	Byte 0 G(LSB)/R Byte 1 B/G(MSB) Byte 2 G(LSB)/R Byte 3 B/G(MSB)
3	MODE3	Byte 0 G(LSB)/B Byte 1 R/G(MSB) Byte 2 G(LSB)/B Byte 3 R/G(MSB)

If RGB\_MODE is set to RGB 8:8:8, then RGB\_CFG = 0 implies RGB color sequence, else it implies BGR color sequence.

### 35.6.3 ISI Preview Size Register

**Name:** ISI\_PSIZE

**Address:** 0x4004C008

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	PREV_HSIZE	
23	22	21	20	19	18	17	16
PREV_HSIZE							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	PREV_VSIZE	
7	6	5	4	3	2	1	0
PREV_VSIZE							

- **PREV\_VSIZE: Vertical Size for the Preview Path**

PREV\_VSIZE = Vertical Preview size - 1 (480 max only in RGB mode).

- **PREV\_HSIZE: Horizontal Size for the Preview Path**

PREV\_HSIZE = Horizontal Preview size - 1 (640 max only in RGB mode).

### 35.6.4 ISI Preview Decimation Factor Register

**Name:** ISI\_PDECF

**Address:** 0x4004C00C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
DEC_FACTOR							

- **DEC\_FACTOR: Decimation Factor**


DEC\_FACTOR is 8-bit width, range is from 16 to 255. Values from 0 to 16 do not perform any decimation.

### 35.6.5 ISI Color Space Conversion YCrCb to RGB Set 0 Register

**Name:** ISI\_Y2R\_SET0

**Address:** 0x4004C010

**Access:** Read/Write



- **C0: Color Space Conversion Matrix Coefficient C0**

C0 element default step is 1/128, ranges from 0 to 1.9921875.

- **C1: Color Space Conversion Matrix Coefficient C1**

C1 element default step is 1/128, ranges from 0 to 1.9921875.

- **C2: Color Space Conversion Matrix Coefficient C2**

C2 element default step is 1/128, ranges from 0 to 1.9921875.

- **C3: Color Space Conversion Matrix Coefficient C3**

C3 element default step is 1/128, ranges from 0 to 1.9921875.

### 35.6.6 ISI Color Space Conversion YCrCb to RGB Set 1 Register

**Name:** ISI\_Y2R\_SET1

**Address:** 0x4004C014

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	Cboff	Croff	Yoff	–	–	–	C4
7	6	5	4	3	2	1	0
C4							

- **C4: Color Space Conversion Matrix Coefficient C4**

C4 element default step is 1/128, ranges from 0 to 3.9921875.

- **Yoff: Color Space Conversion Luminance Default Offset**

0: No offset.

1: Offset = 128.

- **Croff: Color Space Conversion Red Chrominance Default Offset**

0: No offset.

1: Offset = 16.

- **Cboff: Color Space Conversion Blue Chrominance Default Offset**

0: No offset.

1: Offset = 16.



### 35.6.7 ISI Color Space Conversion RGB to YCrCb Set 0 Register

**Name:** ISI\_R2Y\_SET0

**Address:** 0x4004C018

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	Roff
23	22	21	20	19	18	17	16
–	C2						
15	14	13	12	11	10	9	8
–	C1						
7	6	5	4	3	2	1	0
–	C0						

- **C0: Color Space Conversion Matrix Coefficient C0**

C0 element default step is 1/256, from 0 to 0.49609375.

- **C1: Color Space Conversion Matrix Coefficient C1**

C1 element default step is 1/128, from 0 to 0.9921875.

- **C2: Color Space Conversion Matrix Coefficient C2**

C2 element default step is 1/512, from 0 to 0.2480468875.

- **Roff: Color Space Conversion Red Component Offset**

0: No offset

1: Offset = 16

### 35.6.8 ISI Color Space Conversion RGB to YCrCb Set 1 Register

**Name:** ISI\_R2Y\_SET1

**Address:** 0x4004C01C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	Goff
23	22	21	20	19	18	17	16
–	C5						
15	14	13	12	11	10	9	8
–	C4						
7	6	5	4	3	2	1	0
–	C3						

- **C3: Color Space Conversion Matrix Coefficient C3**

C0 element default step is 1/128, ranges from 0 to 0.9921875.

- **C4: Color Space Conversion Matrix Coefficient C4**

C1 element default step is 1/256, ranges from 0 to 0.49609375.

- **C5: Color Space Conversion Matrix Coefficient C5**

C1 element default step is 1/512, ranges from 0 to 0.2480468875.

- **Goff: Color Space Conversion Green Component Offset**

0: No offset.

1: Offset = 128.

### 35.6.9 ISI Color Space Conversion RGB to YCrCb Set 2 Register

**Name:** ISI\_R2Y\_SET2

**Address:** 0x4004C020

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	Boff
23	22	21	20	19	18	17	16
–	C8						
15	14	13	12	11	10	9	8
–	C7						
7	6	5	4	3	2	1	0
–	C6						

- **C6: Color Space Conversion Matrix Coefficient C6**

C6 element default step is 1/512, ranges from 0 to 0.2480468875.

- **C7: Color Space Conversion Matrix Coefficient C7**

C7 element default step is 1/256, ranges from 0 to 0.49609375.

- **C8: Color Space Conversion Matrix Coefficient C8**

C8 element default step is 1/128, ranges from 0 to 0.9921875.

- **Boff: Color Space Conversion Blue Component Offset**

0: No offset.

1: Offset = 128.

### 35.6.10 ISI Control Register

**Name:** ISI\_CR

**Address:** 0x4004C024

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	ISI_CDC
7	6	5	4	3	2	1	0
–	–	–	–	–	ISI_SRST	ISI_DIS	ISI_EN

- **ISI\_EN: ISI Module Enable Request**

Write a one to this bit to enable the module. Software must poll the ENABLE bit in the ISI\_SR to verify that the command has successfully completed.

- **ISI\_DIS: ISI Module Disable Request**

Write a one to this bit to disable the module. If both ISI\_EN and ISI\_DIS are asserted at the same time, the disable request is not taken into account. Software must poll the DIS\_DONE bit in the ISI\_SR to verify that the command has successfully completed.

- **ISI\_SRST: ISI Software Reset Request**

Write a one to this bit to request a software reset of the module. Software must poll the SRST bit in the ISI\_SR to verify that the software request command has terminated.

- **ISI\_CDC: ISI Codec Request**

Write a one to this bit to enable the codec datapath and capture a full resolution frame. A new request cannot be taken into account while CDC\_PND bit is active in the ISI\_SR.

### 35.6.11 ISI Status Register

**Name:** ISI\_SR

**Address:** 0x4004C028

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
–	–	–	–	SIP	–	CXFR_DONE	PXFR_DONE
15	14	13	12	11	10	9	8
–	–	–	–	–	VSYNC	–	CDC_PND
7	6	5	4	3	2	1	0
–	–	–	–	–	SRST	DIS_DONE	ENABLE

- **ENABLE: Module Enable**

0: Module is disabled.

1: Module is enabled.

- **DIS\_DONE: Module Disable Request has Terminated (cleared on read)**

0: Indicates that the request is not completed (if a request was issued).

1: Disable request has completed. This flag is reset after a read operation.

- **SRST: Module Software Reset Request has Terminated (cleared on read)**

0: Indicates that the request is not completed (if a request was issued).

1: Software reset request has completed. This flag is reset after a read operation.

- **CDC\_PND: Pending Codec Request**

0: Indicates that no codec request is pending

1: Indicates that the request has been taken into account but cannot be serviced within the current frame. The operation is postponed to the next frame.

- **VSYNC: Vertical Synchronization (cleared on read)**

0: Indicates that the vertical synchronization has not been detected since the last read of the ISI\_SR.

1: Indicates that a vertical synchronization has been detected since the last read of the ISI\_SR.

- **PXFR\_DONE: Preview DMA Transfer has Terminated (cleared on read)**

0: Preview transfer done not detected.

1: Preview transfer done detected. When set, this bit indicates that the data transfer on the preview channel has completed since the last read of ISI\_SR.

- **CXFR\_DONE: Codec DMA Transfer has Terminated (cleared on read)**

0: Codec transfer done not detected.

1: Codec transfer done detected. When set, this bit indicates that the data transfer on the codec channel has completed since the last read of ISI\_SR.

- **SIP: Synchronization in Progress**

When the status of the preview or codec DMA channel is modified, a minimum amount of time is required to perform the clock domain synchronization.

0: The clock domain synchronization process is terminated.

1: This bit is set when the clock domain synchronization operation occurs. No modification of the channel status is allowed when this bit is set, to guarantee data integrity.

- **P\_OVR: Preview Datapath Overflow (cleared on read)**

0: No overflow

1: An overrun condition has occurred in input FIFO on the preview path. The overrun happens when the FIFO is full and an attempt is made to write a new sample to the FIFO since the last read of ISI\_SR.

- **C\_OVR: Codec Datapath Overflow (cleared on read)**

0: No overflow

1: An overrun condition has occurred in input FIFO on the codec path. The overrun happens when the FIFO is full and an attempt is made to write a new sample to the FIFO since the last read of ISI\_SR.

- **CRC\_ERR: CRC Synchronization Error (cleared on read)**

0: No CRC error in the embedded synchronization frame (SAV/EAV)

1: Embedded Synchronization Correction is enabled (CRC\_SYNC bit is set) in the ISI\_CR and an error has been detected and not corrected since the last read of ISI\_SR. The frame is discarded and the ISI waits for a new one.

- **FR\_OVR: Frame Rate Overrun (cleared on read)**

0: No frame overrun

1: Frame overrun. The current frame is being skipped because a vsync signal has been detected while flushing FIFOs since the last read of ISI\_SR.

### 35.6.12 ISI Interrupt Enable Register

**Name:** ISI\_IER

**Address:** 0x4004C02C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
–	–	–	–	–	–	CXFR_DONE	PXFR_DONE
15	14	13	12	11	10	9	8
–	–	–	–	–	VSYNC	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	SRST	DIS_DONE	–

- **DIS\_DONE: Disable Done Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **SRST: Software Reset Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **VSYNC: Vertical Synchronization Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **PXFR\_DONE: Preview DMA Transfer Done Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **CXFR\_DONE: Codec DMA Transfer Done Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **P\_OVR: Preview Datapath Overflow Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **C\_OVR: Codec Datapath Overflow Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **CRC\_ERR: Embedded Synchronization CRC Error Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

- **FR\_OVR: Frame Rate Overflow Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.



### 35.6.13 ISI Interrupt Disable Register

**Name:** ISI\_IDR

**Address:** 0x4004C030

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
–	–	–	–	–	–	CXFR_DONE	PXFR_DONE
15	14	13	12	11	10	9	8
–	–	–	–	–	VSYNC	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	SRST	DIS_DONE	–

- **DIS\_DONE: Disable Done Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **SRST: Software Reset Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **VSYNC: Vertical Synchronization Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **PXFR\_DONE: Preview DMA Transfer Done Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **CXFR\_DONE: Codec DMA Transfer Done Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **P\_OVR: Preview Datapath Overflow Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **C\_OVR: Codec Datapath Overflow Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **CRC\_ERR: Embedded Synchronization CRC Error Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

- **FR\_OVR: Frame Rate Overflow Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

### 35.6.14 ISI Interrupt Mask Register

**Name:** ISI\_IMR

**Address:** 0x4004C034

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
–	–	–	–	–	–	CXFR_DONE	PXFR_DONE
15	14	13	12	11	10	9	8
–	–	–	–	–	VSYNC	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	SRST	DIS_DONE	–

- **DIS\_DONE: Module Disable Operation Completed**

0: The Module Disable Operation Completed interrupt is disabled.

1: The Module Disable Operation Completed interrupt is enabled.

- **SRST: Software Reset Completed**

0: The Software Reset Completed interrupt is disabled.

1: The Software Reset Completed interrupt is enabled.

- **VSYNC: Vertical Synchronization**

0: The Vertical Synchronization interrupt is disabled.

1: The Vertical Synchronization interrupt is enabled.

- **PXFR\_DONE: Preview DMA Transfer Completed**

0: The Preview DMA Transfer Completed interrupt is disabled.

1: The Preview DMA Transfer Completed interrupt is enabled.

- **CXFR\_DONE: Codec DMA Transfer Completed**

0: The Codec DMA Transfer Completed interrupt is disabled.

1: The Codec DMA Transfer Completed interrupt is enabled.

- **P\_OVR: Preview FIFO Overflow**

0: The Preview FIFO Overflow interrupt is disabled.

1: The Preview FIFO Overflow interrupt is enabled.

- **C\_OVR: Codec FIFO Overflow**

0: The Codec FIFO Overflow interrupt is disabled.

1: The Codec FIFO Overflow interrupt is enabled.

- **CRC\_ERR: CRC Synchronization Error**

0: The CRC Synchronization Error interrupt is disabled.

1: The CRC Synchronization Error interrupt is enabled.

- **FR\_OVR: Frame Rate Overrun**

0: The Frame Rate Overrun interrupt is disabled.

1: The Frame Rate Overrun is enabled.

### 35.6.15 DMA Channel Enable Register

**Name:** ISI\_DMA\_CHER

**Address:** 0x4004C038

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	C_CH_EN	P_CH_EN

- **P\_CH\_EN: Preview Channel Enable**

Write a one to this bit to enable the preview DMA channel.

- **C\_CH\_EN: Codec Channel Enable**

Write a one to this bit to enable the codec DMA channel.

### 35.6.16 DMA Channel Disable Register

**Name:** ISI\_DMA\_CHDR

**Address:** 0x4004C03C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	C_CH_DIS	P_CH_DIS

- **P\_CH\_DIS: Preview Channel Disable Request**

0: No effect.

1: Disables the channel. Poll P\_CH\_S in DMA\_CHSR to verify that the preview channel status has been successfully modified.

- **C\_CH\_DIS: Codec Channel Disable Request**

0: No effect.

1: Disables the channel. Poll C\_CH\_S in DMA\_CHSR to verify that the codec channel status has been successfully modified.

### 35.6.17 DMA Channel Status Register

**Name:** ISI\_DMA\_CHSR

**Address:** 0x4004C040

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	C_CH_S	P_CH_S

- **P\_CH\_S: Preview DMA Channel Status**

0: Indicates that the Preview DMA channel is disabled.

1: Indicates that the Preview DMA channel is enabled.

- **C\_CH\_S: Code DMA Channel Status**

0: Indicates that the Codec DMA channel is disabled.

1: Indicates that the Codec DMA channel is enabled.

### 35.6.18 DMA Preview Base Address Register

**Name:** ISI\_DMA\_P\_ADDR

**Address:** 0x4004C044

**Access:** Read/Write

31	30	29	28	27	26	25	24
P_ADDR							
23	22	21	20	19	18	17	16
P_ADDR							
15	14	13	12	11	10	9	8
P_ADDR							
7	6	5	4	3	2	1	0
P_ADDR						-	-

- **P\_ADDR: Preview Image Base Address**

This address is word-aligned.



### 35.6.19 DMA Preview Control Register

**Name:** ISI\_DMA\_P\_CTRL

**Address:** 0x4004C048

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	P_DONE	P_IEN	P_WB	P_FETCH

- **P\_FETCH: Descriptor Fetch Control Bit**

0: Preview channel fetch operation is disabled.

1: Preview channel fetch operation is enabled.

- **P\_WB: Descriptor Writeback Control Bit**

0: Preview channel writeback operation is disabled.

1: Preview channel writeback operation is enabled.

- **P\_IEN: Transfer Done Flag Control**

0: Preview transfer done flag generation is enabled.

1: Preview transfer done flag generation is disabled.

- **P\_DONE: Preview Transfer Done**

This bit is only updated in the memory.

0: The transfer related to this descriptor has not been performed.

1: The transfer related to this descriptor has completed. This bit is updated in memory at the end of the transfer, when writeback operation is enabled.

### 35.6.20 DMA Preview Descriptor Address Register

**Name:** ISI\_DMA\_P\_DSCR

**Address:** 0x4004C04C

**Access:** Read/Write

31	30	29	28	27	26	25	24
P_DSCR							
23	22	21	20	19	18	17	16
P_DSCR							
15	14	13	12	11	10	9	8
P_DSCR							
7	6	5	4	3	2	1	0
P_DSCR						-	-

- **P\_DSCR: Preview Descriptor Base Address**

This address is word-aligned.

### 35.6.21 DMA Codec Base Address Register

**Name:** ISI\_DMA\_C\_ADDR

**Address:** 0x4004C050

**Access:** Read/Write

31	30	29	28	27	26	25	24
C_ADDR							
23	22	21	20	19	18	17	16
C_ADDR							
15	14	13	12	11	10	9	8
C_ADDR							
7	6	5	4	3	2	1	0
C_ADDR						-	-

- **C\_ADDR: Codec Image Base Address**

This address is word-aligned.

## 35.6.22 DMA Codec Control Register

**Name:** ISI\_DMA\_C\_CTRL

**Address:** 0x4004C054

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	C_DONE	C_IEN	C_WB	C_FETCH

- **C\_FETCH: Descriptor Fetch Control Bit**

0: Codec channel fetch operation is disabled.

1: Codec channel fetch operation is enabled.

- **C\_WB: Descriptor Writeback Control Bit**

0: Codec channel writeback operation is disabled.

1: Codec channel writeback operation is enabled.

- **C\_IEN: Transfer Done Flag Control**

0: Codec transfer done flag generation is enabled.

1: Codec transfer done flag generation is disabled.

- **C\_DONE: Codec Transfer Done**

This bit is only updated in the memory.

0: The transfer related to this descriptor has not been performed.


1: The transfer related to this descriptor has completed. This bit is updated in memory at the end of the transfer when write-back operation is enabled.

### 35.6.23 DMA Codec Descriptor Address Register

**Name:** ISI\_DMA\_C\_DSCR

**Address:** 0x4004C058

**Access:** Read/Write



- **C\_DSCR: Codec Descriptor Base Address**

This address is word-aligned.

### 35.6.24 ISI Write Protection Mode Register

**Name:** ISI\_WPMR

**Address:** 0x4004C0E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x495349 ("ISI" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x495349 ("ISI" in ASCII).

- **WPKEY: Write Protection Key Password**

Value	Name	Description
0x495349	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 35.6.25 ISI Write Protection Status Register

**Name:** ISI\_WPSR

**Address:** 0x4004C0E8

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

Value	Description
0	No write protection violation occurred since the last read of ISI_WPSR.
1	A write protection violation has occurred since the last read of the ISI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

Value	Description
0	No Write Protection Violation occurred since the last read of this register (ISI_WPSR).
1	Write access in ISI_CFG1 while Write Protection was enabled (since the last read).
2	Write access in ISI_CFG2 while Write Protection was enabled (since the last read).
3	Write access in ISI_PSIZE while Write Protection was enabled (since the last read).
4	Write access in ISI_PDECF while Write Protection was enabled (since the last read).
5	Write access in ISI_Y2R_SET0 while Write Protection was enabled (since the last read).
6	Write access in ISI_Y2R_SET1 while Write Protection was enabled (since the last read).
7	Write access in ISI_R2Y_SET0 while Write Protection was enabled (since the last read).
8	Write access in ISI_R2Y_SET1 while Write Protection was enabled (since the last read).
9	Write access in ISI_R2Y_SET2 while Write Protection was enabled (since the last read).

## 36. USB High-Speed Interface (USBHS)

### 36.1 Description

The USB High-Speed Interface (USBHS) complies with the Universal Serial Bus (USB) 2.0 specification in all speeds.

Each pipe/endpoint can be configured in one of several USB transfer types. It can be associated with one, two or three banks of a DPRAM used to store the current data payload. If two or three banks are used, then one DPRAM bank is read or written by the CPU or the DMA, while the other is read or written by the USBHS core. This feature is mandatory for isochronous pipes/endpoints.

[Table 36-1](#) describes the hardware configuration of the USB MCU device.

**Table 36-1. Description of USB Pipes/Endpoints**

Pipe/Endpoint	Mnemonic	Max. Nb. Banks	DMA	High Band Width	Max. Pipe/Endpoint Size	Type
0	PEP_0	1	N	N	64	Control
1	PEP_1	3	Y	1	1024	Isochronous/Bulk/Interrupt/Control
2	PEP_2	3	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
3	PEP_3	2	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
4	PEP_4	2	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
5	PEP_5	2	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
6	PEP_6	2	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
7	PEP_7	2	Y	Y	1024	Isochronous/Bulk/Interrupt/Control
8	PEP_8	2	N	Y	1024	Isochronous/Bulk/Interrupt/Control
9	PEP_9	2	N	Y	1024	Isochronous/Bulk/Interrupt/Control



## 36.2 Embedded Characteristics


- Compatible with the USB 2.0 Specification
- Supports High-Speed (480Mbps), Full-Speed (12Mbps) and Low-Speed (1.5Mbps) Communication
- 10 Pipes/Endpoints
- 4096 bytes of Embedded Dual-Port RAM (DPRAM) for Pipes/Endpoints
- Up to 3 Memory Banks per Pipe/Endpoint (not for Control Pipe/Endpoint)
- Flexible Pipe/Endpoint Configuration and Management with Dedicated DMA Channels
- On-Chip UTMI Transceiver including Pull-ups/Pull-downs

## 36.3 Block Diagram

The USBHS provides a hardware device to interface a USB link to a data flow stored in a dual-port RAM (DPRAM).

In normal operation (SPDCONF = 0), the UTMI transceiver requires the UTMI PLL (480 MHz). In case of full-speed or low-speed only, for a lower consumption (SPDCONF = 1), the UTMI transceiver only requires 48 MHz.

Figure 36-1. USBHS Block Diagram



### 36.3.1 Signal Description

Table 36-2. Signal Description

Name	Description	Type
HSDM/DM	HS/FS Differential Data Line -	Input/Output
HSDP/DP	HS/FS Differential Data Line +	Input/Output

## 36.4 Product Dependencies

In order to use this module, other parts of the system must be configured correctly, as described below.

### 36.4.1 Clocks

The clock for the USBHS bus interface is generated by the Power Management Controller. This clock can be enabled or disabled in the Power Management Controller. It is recommended to disable the USBHS before disabling the clock, to avoid freezing the USBHS in an undefined state.

Before enabling the USB clock in the Power Management Controller, the USBHS must be enabled (by writing a one to the USBHS\_CTRL.USBE bit and a zero to the USBHS\_CTRL.FRZCLK bit).

The USBHS can work in two modes:

- Normal mode (SPDCONF = 0) where High speed, Full speed and Low speed are available.
- Low-power mode (SPDCONF = 1) where Full speed and Low speed are available.

For Normal mode:

1. Enable the USBHS peripheral clock (PMC\_PCER).
2. Enable the USBHS (UIMOD, USBE = 1, FRZCLK = 0).
3. Enable the UPLL 480 MHz.
4. Wait for the UPLL 480 MHz to be considered as locked by the PMC.

For Low-power mode:

1. As USB\_48M must be set to 48 MHz (refer to [Section 29. “Power Management Controller \(PMC\)”](#)), select either the PLLA or the UPLL (previously set to ON), and program the PMC\_USB register (source selection and divider).
2. Enable the USBHS peripheral clock (PMC\_PCER).
3. Put the USBHS in Low-power mode (SPDCONF = 1).
4. Enable the USBHS (UIMOD, USBE = 1, FRZCLK = 0).
5. Enable the USBCK bit (PMC\_SCER).

### 36.4.2 Interrupt Sources

The USBHS interrupt request line is connected to the interrupt controller. Using the USBHS interrupt requires the interrupt controller to be programmed first.

Table 36-3. Peripheral IDs

Instance	ID
USBHS	34

### 36.4.3 USB Pipe/Endpoint x FIFO Data Register (USBFIFOxDATA)

The application has access to each pipe/endpoint FIFO through its reserved 32 KB address space. The application can access a 64-KB buffer linearly or fixedly as the DPRAM address increment is fully handled by hardware. Byte, half-word and word accesses are supported. Data should be accessed in a big-endian way.

Disabling the USBHS (by writing a zero to the USBHS\_CTRL.USBE bit) does not reset the DPRAM.


## 36.5 Functional Description

### 36.5.1 USB General Operation

#### 36.5.1.1 Power-On and Reset

Figure 36-2 describes the USBHS general states.

Figure 36-2. General States



After a hardware reset, the USBHS is in the Reset state. In this state:

- The macro is disabled. The USBHS Enable bit in the General Control register (USBHS\_CTRL.USBE) is zero.
- The macro clock is stopped in order to minimize the power consumption. The Freeze USB Clock bit (USBHS\_CTRL.FRZCLK) is set.
- The UTMI is in Suspend mode.
- The internal states and registers of the Device and Host modes are reset.
- The DPRAM is not cleared and is accessible.


After writing a one to USBHS\_CTRL.USBE, the USBHS enters the Device or the Host mode in idle state.

The USBHS can be disabled at any time by writing a zero to USBHS\_CTRL.USBE. In fact, writing a zero to USBHS\_CTRL.USBE acts as a hardware reset, except that the USBHS\_CTRL.FRZCLK, USBHS\_CTRL.UIMOD and USBHS\_DEVCTRL.LS bits are not reset.

#### 36.5.1.2 Interrupts

One interrupt vector is assigned to the USB interface. Figure 36-3 shows the structure of the USB interrupt system.

**Figure 36-3. Interrupt System**



See [Section 36.5.2.19](#) and [Section 36.5.3.13](#) for further details about device and host interrupts.

There are two kinds of general interrupts: processing, i.e., their generation is part of the normal processing, and exception, i.e., errors (not related to CPU exceptions).

### 36.5.1.3 MCU Power Modes

#### USB Suspend Mode

In Peripheral mode, the Suspend Interrupt bit in the Device Global Interrupt register (USBHS\_DEVISR.SUSP) indicates that the USB line is in Suspend mode. In this case, the transceiver is automatically set in Suspend mode to reduce consumption.

### Clock Frozen

The USBHS can be frozen when the USB line is in the Suspend mode, by writing a one to the USBHS\_CTRL.FRZCLK bit, which reduces power consumption.

In this case, it is still possible to access the following:

- USBHS\_CTRL.FRZCLK, USBHS\_CTRL.USBE and USBHS\_DEVCTRL.LS bits

Moreover, when USBHS\_CTRL.FRZCLK = 1, only the asynchronous interrupt sources can trigger the USB interrupt:

- Wake-up Interrupt (USBHS\_DEVISR.WAKEUP)
- Host Wake-up Interrupt (USBHS\_HSTISR.HWUPI)

#### 36.5.1.4 Speed Control

##### Device Mode

When the USB interface is in Device mode, the speed selection (Full speed or High speed) is performed automatically by the USBHS during the USB reset according to the host speed capability. At the end of the USB reset, the USBHS enables or disables high-speed terminations and pull-up.

It is possible to restraint the USBHS to Full-speed or Low-speed mode by handling the USBHS\_DEVCTRL.LS and the Speed Configuration (USBHS\_DEVCTRL.SPDCONF) bits in USBHS\_DEVCTRL.

##### Host Mode

When the USB interface is in Host mode, internal pull-down resistors are connected on both D+ and D- and the interface detects the speed of the connected device, which is reflected by the Speed Status (USBHS\_SR.SPEED) field.

#### 36.5.1.5 DPRAM Management

Pipes and endpoints can only be allocated in ascending order, from pipe/endpoint 0 to the last pipe/endpoint to be allocated. The user should therefore configure them in the same order.

The allocation of a pipe/endpoint x starts when the Endpoint Memory Allocate bit in the Endpoint x Configuration register (USBHS\_DEVEPTCFGx.ALLOC) is written to one. Then, the hardware allocates a memory area in the DPRAM and inserts it between the x-1 and x+1 pipes/endpoints. The x+1 pipe/endpoint memory window slides up and its data is lost. Note that the following pipe/endpoint memory windows (from x+2) do not slide.


Disabling a pipe, by writing a zero to the Pipe x Enable bit in the Pipe Enable/Reset register (USBHS\_HSTPIP.PENx), or disabling an endpoint, by writing a zero to the Endpoint x Enable bit in the Device Endpoint register (USBHS\_DEVEPT.EPENx), resets neither the USBHS\_DEVEPTCFGx.ALLOC bit nor the Pipe/Endpoint configuration:

- Pipe Configuration
  - Pipe Banks (USBHS\_HSTPIPCFGx.PBK)
  - Pipe Size (USBHS\_HSTPIPCFGx.PSIZE)
  - Pipe Token (USBHS\_HSTPIPCFGx.PTOKEN)
  - Pipe Type (USBHS\_HSTPIPCFGx.PTYPE)
  - Pipe Endpoint Number (USBHS\_HSTPIPCFGx.PEPNUM)
  - Pipe Interrupt Request Frequency (USBHS\_HSTPIPCFGx.INTFRQ)
- Endpoint Configuration
  - Endpoint Banks (USBHS\_DEVEPTCFGx.EPBK)
  - Endpoint Size (USBHS\_DEVEPTCFGx.EPSIZE)
  - Endpoint Direction (USBHS\_DEVEPTCFGx.EPDIR)
  - Endpoint Type (USBHS\_DEVEPTCFGx.EPTYPE)

To free its memory, the user should write a zero to the USBHS\_DEVEPTCFGx.ALLOC bit. The x+1 pipe/endpoint memory window then slides down and its data is lost. Note that the following pipe/endpoint memory windows (from x+2) do not slide.

Figure 36-4 illustrates the allocation and reorganization of the DPRAM in a typical example.

Figure 36-4. Allocation and Reorganization of the DPRAM




1. Pipes/endpoints 0 to 5 are enabled, configured and allocated in ascending order. Each pipe/endpoint then owns a memory area in the DPRAM.
2. Pipe/endpoint 3 is disabled, but its memory is kept allocated by the controller.
3. In order to free its memory, its USBHS\_DEVEPTCFGx.ALLOC bit is written to zero. The pipe/endpoint 4 memory window slides down, but pipe/endpoint 5 does not move.
4. If the user chooses to reconfigure pipe/endpoint 3 with a larger size, the controller allocates a memory area after the pipe/endpoint 2 memory area and automatically slides up the pipe/endpoint 4 memory window. Pipe/endpoint 5 does not move and a memory conflict appears as the memory windows of pipes/endpoints 4 and 5 overlap. The data of these pipes/endpoints is potentially lost.

- Note:
1. The data of pipe/endpoint 0 cannot be lost (except if it is de-allocated) as the memory allocation and de-allocation may affect only higher pipes/endpoints.
  2. Deactivating then reactivating the same pipe/endpoint with the same configuration only modifies temporarily the controller DPRAM pointer and size for this pipe/endpoint. Nothing changes in the DPRAM. Higher endpoints seem not to have been moved and their data is preserved as long as nothing has been written or received into them while changing the allocation state of the first pipe/endpoint.
  3. When the user writes a one to the USBHS\_DEVEPTCFGx.ALLOC bit, the Configuration OK Status bit (USBHS\_DEVEPTISRx.CFGOK) is set only if the configured size and number of banks are correct as compared to the endpoint maximum allowed values and to the maximum FIFO size (i.e., the DPRAM size). The USBHS\_DEVEPTISRx.CFGOK value does not consider memory allocation conflicts.

### 36.5.1.6 Pad Suspend

Figure 36-5 shows the pad behavior.


Figure 36-5. Pad Behavior



- In Idle state, the pad is put in Low-power consumption mode, i.e., the differential receiver of the USB pad is off, and internal pull-downs with a strong value (15 K) are set in HSDP/D and HSDM/DM to avoid floating lines.
- In Active state, the pad is working.

Figure 36-6 illustrates the pad events leading to a PAD state change.

Figure 36-6. Pad Events



The USBHS\_DEVISR.SUSP bit is set and the Wake-Up Interrupt (USBHS\_DEVISR.WAKEUP) bit is cleared when a USB "Suspend" state has been detected on the USB bus. This event automatically puts the USB pad in Idle state. The detection of a non-idle event sets USBHS\_DEVISR.WAKEUP, clears USBHS\_DEVISR.SUSP and wakes up the USB pad.

The pad goes to the Idle state if the macro is disabled or if the USBHS\_DEVCTRL.DETACH bit = 1. It returns to the Active state when USBHS\_CTRL.USBE = 1 and USBHS\_DEVCTRL.DETACH = 0.

## 36.5.2 USB Device Operation

### 36.5.2.1 Introduction

In Device mode, the USBHS supports high-, full- and low-speed data transfers.


In addition to the default control endpoint, 10 endpoints are provided, which can be configured with an isochronous, bulk or interrupt type, as described in [Table 36-1 on page 576](#).

As the Device mode starts in Idle state, the pad consumption is reduced to the minimum.

### 36.5.2.2 Power-On and Reset

[Figure 36-7](#) describes the USBHS Device mode main states.

**Figure 36-7. Device Mode Main States**



After a hardware reset, the USBHS Device mode is in Reset state. In this state:

- the macro clock is stopped to minimize power consumption ( $\text{USBHS\_CTRL.FRZCLK} = 1$ ),
- the internal registers of the Device mode are reset,
- the endpoint banks are de-allocated,
- neither D+ nor D- is pulled up ( $\text{USBHS\_DEVCTRL.DETACH} = 1$ ).

D+ or D- is pulled up according to the selected speed as soon as the  $\text{USBHS\_DEVCTRL.DETACH}$  bit is written to zero. See [“Device Mode”](#) for further details.

When the USBHS is enabled ( $\text{USBHS\_CTRL.USBE} = 1$ ) in Device mode ( $\text{USBHS\_CTRL.UIMOD} = 1$ ), its Device mode state enters Idle state with minimal power consumption. This does not require the USB clock to be activated.

The USBHS Device mode can be disabled and reset at any time by disabling the USBHS (by writing a zero to  $\text{USBHS\_CTRL.USBE}$ ) or when the Host mode is enabled ( $\text{USBHS\_CTRL.UIMOD} = 0$ ).

### 36.5.2.3 USB Reset

The USB bus reset is managed by hardware. It is initiated by a connected host.

When a USB reset is detected on the USB line, the following operations are performed by the controller:

- All endpoints are disabled, except the default control endpoint.
- The default control endpoint is reset (see [Section 36.5.2.4](#) for more details).
- The data toggle sequence of the default control endpoint is cleared.
- At the end of the reset process, the End of Reset ( $\text{USBHS\_DEVISR.EORST}$ ) bit is set.



- During a reset, the USBHS automatically switches to High-speed mode if the host is High-speed-capable (the reset is called High-speed reset). The user should observe the USBHS\_SR.SPEED field to know the speed running at the end of the reset (USBHS\_DEVISR.EORST = 1).

#### 36.5.2.4 Endpoint Reset

An endpoint can be reset at any time by writing a one to the Endpoint x Reset bit USBHS\_DEVEPT.EPRSTx. This is recommended before using an endpoint upon hardware reset or when a USB bus reset has been received. This resets:

- the internal state machine of the endpoint,
- the receive and transmit bank FIFO counters,
- all registers of this endpoint (USBHS\_DEVEPTCFGx, USBHS\_DEVEPTISRx, the Endpoint x Control (USBHS\_DEVEPTIMRx) register), except its configuration (USBHS\_DEVEPTCFGx.ALLOC, USBHS\_DEVEPTCFGx.EPBK, USBHS\_DEVEPTCFGx.EPSIZE, USBHS\_DEVEPTCFGx.EPDIR, USBHS\_DEVEPTCFGx.EPTYPE) and the Data Toggle Sequence (USBHS\_DEVEPTISRx.DTSEQ) field.

Note: The interrupt sources located in USBHS\_DEVEPTISRx are not cleared when a USB bus reset has been received. The endpoint configuration remains active and the endpoint is still enabled.

The endpoint reset may be associated with a clear of the data toggle sequence as an answer to the CLEAR\_FEATURE USB request. This can be achieved by writing a one to the Reset Data Toggle Set bit (RSTDTS) in the Device Endpoint x Control Set register (this sets the Reset Data Toggle bit USBHS\_DEVEPTIMRx.RSTDTS).


In the end, the user has to write a zero to the USBHS\_DEVEPT.EPRSTx bit to complete the reset operation and to start using the FIFO.

#### 36.5.2.5 Endpoint Activation

The endpoint is maintained inactive and reset (see Section 36.5.2.4 for more details) as long as it is disabled (USBHS\_DEVEPT.EPENx = 0). USBHS\_DEVEPTISRx.DTSEQ is also reset.

The algorithm represented on Figure 36-8 must be followed in order to activate an endpoint.

Figure 36-8. Endpoint Activation Algorithm



As long as the endpoint is not correctly configured (USBHS\_HSTPIISRx.CFGOK = 0), the controller does not acknowledge the packets sent by the host to this endpoint.

The USBHS\_HSTPIISR.CFGOK bit is set provided that the configured size and number of banks are correct as compared to the endpoint maximal allowed values (see [Table 36-1 on page 576](#)) and to the maximal FIFO size (i.e., the DPRAM size).

See [Section 36.5.1.5](#) for more details about DPRAM management.

#### 36.5.2.6 Address Setup

The USB device address is set up according to the USB protocol.

- After all kinds of resets, the USB device address is 0.
- The host starts a SETUP transaction with a SET\_ADDRESS (addr) request.
- The user writes this address to the USB Address (USBHS\_DEVCTRL.UADD) field, and writes a zero to the Address Enable (USBHS\_DEVCTRL.ADDEN) bit, so the actual address is still 0.
- The user sends a zero-length IN packet from the control endpoint.
- The user enables the recorded USB device address by writing a one to USBHS\_DEVCTRL.ADDEN.

Once the USB device address is configured, the controller filters the packets to accept only those targeting the address stored in USBHS\_DEVCTRL.UADD.

USBHS\_DEVCTRL.UADD and USBHS\_DEVCTRL.ADDEN must not be written all at once.

USBHS\_DEVCTRL.UADD and USBHS\_DEVCTRL.ADDEN are cleared:

- on a hardware reset,
- when the USBHS is disabled (USBHS\_CTRL.USBE = 0),
- when a USB reset is detected.

When USBHS\_DEVCTRL.UADD or USBHS\_DEVCTRL.ADDEN is cleared, the default device address 0 is used.

#### 36.5.2.7 Suspend and Wake-up

When an idle USB bus state has been detected for 3 ms, the controller sets the Suspend (USBHS\_DEVISR.SUSP) interrupt bit. The user may then write a one to the USBHS\_CTRL.FRZCLK bit to reduce power consumption.

To recover from the Suspend mode, the user should wait for the Wake-Up (USBHS\_DEVISR.WAKEUP) interrupt bit, which is set when a non-idle event is detected, then write a zero to USBHS\_CTRL.FRZCLK.

As the USBHS\_DEVISR.WAKEUP interrupt bit is set when a non-idle event is detected, it can occur whether the controller is in the Suspend mode or not. The USBHS\_DEVISR.SUSP and USBHS\_DEVISR.WAKEUP interrupts are thus independent, except that one bit is cleared when the other is set.

#### 36.5.2.8 Detach

The reset value of the USBHS\_DEVCTRL.DETACH bit is one.

It is possible to initiate a device re-enumeration by simply writing a one, and then a zero, to USBHS\_DEVCTRL.DETACH.

USBHS\_DEVCTRL.DETACH acts on the pull-up connections of the D+ and D- pads. See [“Device Mode”](#) for further details.

#### 36.5.2.9 Remote Wake-up

The Remote Wake-Up request (also known as Upstream Resume) is the only one the device may send without a host invitation, assuming a host command allowing the device to send such a request was previously issued. The sequence is the following:

1. The USBHS must have detected a “Suspend” state on the bus, i.e., the Remote Wake-Up request can only be sent after a USBHS\_DEVISR.SUSP interrupt has been set.
2. The user writes a one to the Remote Wake-Up (USBHS\_DEVCTRL.RMWKUP) bit to send an upstream resume to the host for a remote wake-up. This will automatically be done by the controller after 5ms of inactivity on the USB bus.
3. When the controller sends the upstream resume, the Upstream Resume (USBHS\_DEVISR.UPRSM) interrupt is set and USBHS\_DEVISR.SUSP is cleared.
4. USBHS\_DEVCTRL.RMWKUP is cleared at the end of the upstream resume.
5. When the controller detects a valid “End of Resume” signal from the host, the End of Resume (USBHS\_DEVISR.EORSM) interrupt is set.

### 36.5.2.10 STALL Request

For each endpoint, the STALL management is performed using:

- the STALL Request (USBHS\_DEVEPTIMRx.STALLRQ) bit to initiate a STALL request,
- the STALLed Interrupt (USBHS\_DEVEPTISRx.STALLEDI) bit, which is set when a STALL handshake has been sent.

To answer the next request with a STALL handshake, USBHS\_DEVEPTIMRx.STALLRQ has to be set by writing a one to the STALL Request Set (USBHS\_DEVEPTIERx.STALLRQS) bit. All following requests are discarded (USBHS\_DEVEPTISRx.RXOUTI, etc. is not be set) and handshaked with a STALL until the USBHS\_DEVEPTIMRx.STALLRQ bit is cleared, which is done when a new SETUP packet is received (for control endpoints) or when the STALL Request Clear (USBHS\_DEVEPTIMRx.STALLRQC) bit is written to one.

Each time a STALL handshake is sent, the USBHS\_DEVEPTISRx.STALLEDI bit is set by the USBHS and the PEP\_x interrupt is set.

#### Special Considerations for Control Endpoints

If a SETUP packet is received into a control endpoint for which a STALL is requested, the Received SETUP Interrupt (USBHS\_DEVEPTISRx.RXSTPI) bit is set and USBHS\_DEVEPTIMRx.STALLRQ and USBHS\_DEVEPTISRx.STALLEDI are cleared. The SETUP has to be ACKed.

This simplifies the enumeration process management. If a command is not supported or contains an error, the user requests a STALL and can return to the main task, waiting for the next SETUP request.

#### STALL Handshake and Retry Mechanism

The retry mechanism has priority over the STALL handshake. A STALL handshake is sent if the USBHS\_DEVEPTIMRx.STALLRQ bit is set and if no retry is required.

### 36.5.2.11 Management of Control Endpoints

#### Overview

A SETUP request is always ACKed. When a new SETUP packet is received, the USBHS\_DEVEPTISRx.RXSTPI is set; the Received OUT Data Interrupt (USBHS\_DEVEPTISRx.RXOUTI) bit is not.

The FIFO Control (USBHS\_DEVEPTIMRx.FIFOCON) bit and the Read/Write Allowed (USBHS\_DEVEPTISRx.RWALL) bit are irrelevant for control endpoints. The user never uses them on these endpoints. When read, their values are always zero.

Control endpoints are managed using:

- the USBHS\_DEVEPTISRx.RXSTPI bit, which is set when a new SETUP packet is received and which is cleared by firmware to acknowledge the packet and to free the bank;
- the USBHS\_DEVEPTISRx.RXOUTI bit, which is set when a new OUT packet is received and which is cleared by firmware to acknowledge the packet and to free the bank;


- the Transmitted IN Data Interrupt (USBHS\_DEVEPTISRx.TXINI) bit, which is set when the current bank is ready to accept a new IN packet and which is cleared by firmware to send the packet.

### Control Write

Figure 36-9 shows a control write transaction. During the status stage, the controller does not necessarily send a NAK on the first IN token:

- if the user knows the exact number of descriptor bytes that must be read, it can then anticipate the status stage and send a zero-length packet after the next IN token, or
- it can read the bytes and wait for the NAKed IN Interrupt (USBHS\_DEVEPTISRx.NAKINI), which acknowledges that all the bytes have been sent by the host and that the transaction is now in the status stage.


Figure 36-9. Control Write



### Control Read

Figure 36-10 shows a control read transaction. The USBHS has to manage the simultaneous write requests from the CPU and the USB host.

Figure 36-10. Control Read



A NAK handshake is always generated on the first status stage command.

When the controller detects the status stage, all data written by the CPU is lost and clearing USBHS\_DEVEPTISRx.TXINI has no effect.

The user checks if the transmission or the reception is complete.

The OUT retry is always ACKed. This reception sets USBHS\_DEVEPTISRx.RXOUTI and USBHS\_DEVEPTISRx.TXINI. Handle this with the following software algorithm:

```
set TXINI
```

```

wait for RXOUTI OR TXINI
if RXOUTI, then clear bit and return
if TXINI, then continue

```

Once the OUT status stage has been received, the USBHS waits for a SETUP request. The SETUP request has priority over any other request and has to be ACKed. This means that any other bit should be cleared and the FIFO reset when a SETUP is received.

The user has to consider that the byte counter is reset when a zero-length OUT packet is received.

### 36.5.2.12 Management of IN Endpoints

#### Overview

IN packets are sent by the USB device controller upon IN requests from the host. All data which acknowledges or not the bank can be written when it is full.

The endpoint must be configured first.

The USBHS\_DEVEPTISR<sub>x</sub>.TXINI bit is set at the same time as USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON when the current bank is free. This triggers a PEP<sub>x</sub> interrupt if the Transmitted IN Data Interrupt Enable (USBHS\_DEVEPTIMR<sub>x</sub>.TXINE) bit is one.


USBHS\_DEVEPTISR<sub>x</sub>.TXINI is cleared by software (by writing a one to the Transmitted IN Data Interrupt Clear bit (USBHS\_DEVEPTIDR<sub>x</sub>.TXINIC) to acknowledge the interrupt, which has no effect on the endpoint FIFO.

The user then writes into the FIFO and writes a one to the FIFO Control Clear (USBHS\_DEVEPTIDR<sub>x</sub>.FIFOCONC) bit to clear the USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bit. This allows the USBHS to send the data. If the IN endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISR<sub>x</sub>.TXINI and USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bits are updated in accordance with the status of the next bank.


USBHS\_DEVEPTISR<sub>x</sub>.TXINI is always cleared before clearing USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON.

The USBHS\_DEVEPTISR<sub>x</sub>.RWALL bit is set when the current bank is not full, i.e., when the software can write further data into the FIFO.

**Figure 36-11. Example of an IN Endpoint with one Data Bank**



**Figure 36-12. Example of an IN Endpoint with two Data Banks**



### Detailed Description


The data is written as follows:

- When the bank is empty, USBHS\_DEVEPTISRx.TXINI and USBHS\_DEVEPTIMRx.FIFOCON are set, which triggers a PEP\_x interrupt if USBHS\_DEVEPTIMRx.TXINE = 1.
- The user acknowledges the interrupt by clearing USBHS\_DEVEPTISRx.TXINI.
- The user writes the data into the current bank by using the USB Pipe/Endpoint nFIFO Data (USBFIFO nDATA) register, until all the data frame is written or the bank is full (in which case USBHS\_DEVEPTISRx.RWALL is cleared and the Byte Count (USBHS\_DEVEPTISRx.BYCT) field reaches the endpoint size).
- The user allows the controller to send the bank and switches to the next bank (if any) by clearing USBHS\_DEVEPTIMRx.FIFOCON.

If the endpoint uses several banks, the current one can be written while the previous one is being read by the host. Then, when the user clears USBHS\_DEVEPTIMRx.FIFOCON, the following bank may already be free and USBHS\_DEVEPTISRx.TXINI is set immediately.

An “Abort” stage can be produced when a zero-length OUT packet is received during an IN stage of a control or isochronous IN transaction. The Kill IN Bank (USBHS\_DEVEPTIMRx.KILLBK) bit is used to kill the last written bank. The best way to manage this abort is to apply the algorithm represented in [Figure 36-13](#).

Figure 36-13. Abort Algorithm



### 36.5.2.13 Management of OUT Endpoints

#### Overview

OUT packets are sent by the host. All data which acknowledges or not the bank can be read when it is empty.

The endpoint must be configured first.

The USBHS\_DEVEPTISRx.RXOUTI bit is set at the same time as USBHS\_DEVEPTIMRx.FIFOCON when the current bank is full. This triggers a PEP\_x interrupt if the Received OUT Data Interrupt Enable (USBHS\_DEVEPTIMRx.RXOUTE) bit is one.


USBHS\_DEVEPTISRx.RXOUTI is cleared by software (by writing a one to the Received OUT Data Interrupt Clear (USBHS\_DEVEPTICRx.RXOUTIC) bit to acknowledge the interrupt, which has no effect on the endpoint FIFO.

The user then reads from the FIFO and clears the USBHS\_DEVEPTIMRx.FIFOCON bit to free the bank. If the OUT endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISRx.RXOUTI and USBHS\_DEVEPTIMRx.FIFOCON bits are updated in accordance with the status of the next bank.


USBHS\_DEVEPTISRx.RXOUTI is always cleared before clearing USBHS\_DEVEPTIMRx.FIFOCON.

The USBHS\_DEVEPTISRx.RWALL bit is set when the current bank is not empty, i.e., when the software can read further data from the FIFO.

**Figure 36-14. Example of an OUT Endpoint with one Data Bank**



**Figure 36-15. Example of an OUT Endpoint with two Data Banks**



### Detailed Description

The data is read as follows:

- When the bank is full, USBHS\_DEVEPTISRx.RXOUTI and USBHS\_DEVEPTIMRx.FIFOCON are set, which triggers a PEP\_x interrupt if USBHS\_DEVEPTIMRx.RXOUTE = 1.
- The user acknowledges the interrupt by writing a one to USBHS\_DEVEPTICRx.RXOUTIC in order to clear USBHS\_DEVEPTISRx.RXOUTI.
- The user can read the byte count of the current bank from USBHS\_DEVEPTISRx.BYCT to know how many bytes to read, rather than polling USBHS\_DEVEPTISRx.RWALL.
- The user reads the data from the current bank by using the USBFIFO nDATA register, until all the expected data frame is read or the bank is empty (in which case USBHS\_DEVEPTISRx.RWALL is cleared and USBHS\_DEVEPTISRx.BYCT reaches zero).
- The user frees the bank and switches to the next bank (if any) by clearing USBHS\_DEVEPTIMRx.FIFOCON.

If the endpoint uses several banks, the current one can be read while the following one is being written by the host. Then, when the user clears USBHS\_DEVEPTIMRx.FIFOCON, the following bank can already be read and USBHS\_DEVEPTISRx.RXOUTI is set immediately.

In High-speed mode, the PING and NYET protocols are handled by the USBHS.

- For a single bank, a NYET handshake is always sent to the host (on Bulk-out transaction) to indicate that the current packet is acknowledged but there is no room for the next one.



- For a double bank, the USBHS responds to the OUT/DATA transaction with an ACK handshake when the endpoint accepted the data successfully and has room for another data payload (the second bank is free).

#### 36.5.2.14 Underflow

This error only exists for isochronous IN/OUT endpoints. It sets the Underflow Interrupt (USBHS\_DEVEPTISR<sub>x</sub>.UNDERFI) bit, which triggers a PEP<sub>x</sub> interrupt if the Underflow Interrupt Enable (USBHS\_DEVEPTIMR<sub>x</sub>.UNDERFE) bit is one.

- An underflow can occur during the IN stage if the host attempts to read from an empty bank. A zero-length packet is then automatically sent by the USBHS.
- An underflow cannot occur during the OUT stage on a CPU action, since the user may only read if the bank is not empty (USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI = 1 or USBHS\_DEVEPTISR<sub>x</sub>.RWALL = 1).
- An underflow can also occur during the OUT stage if the host sends a packet while the bank is already full. Typically, the CPU is not fast enough. The packet is lost.
- An underflow cannot occur during the IN stage on a CPU action, since the user may only write if the bank is not full (USBHS\_DEVEPTISR<sub>x</sub>.TXINI = 1 or USBHS\_DEVEPTISR<sub>x</sub>.RWALL = 1).

#### 36.5.2.15 Overflow

This error exists for all endpoint types. It sets the Overflow interrupt (USBHS\_DEVEPTISR<sub>x</sub>.OVERFI) bit, which triggers a PEP<sub>x</sub> interrupt if the Overflow Interrupt Enable (USBHS\_DEVEPTIMR<sub>x</sub>.OVERFE) bit is one.

- An overflow can occur during the OUT stage if the host attempts to write into a bank which is too small for the packet. The packet is acknowledged and the USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI bit is set as if no overflow had occurred. The bank is filled with all the first bytes of the packet that fit in.
- An overflow cannot occur during the IN stage on a CPU action, since the user may only write if the bank is not full (USBHS\_DEVEPTISR<sub>x</sub>.TXINI = 1 or USBHS\_DEVEPTISR<sub>x</sub>.RWALL = 1).

#### 36.5.2.16 HB IsoIn Error

This error only exists for high-bandwidth isochronous IN endpoints.

At the end of the microframe, if at least one packet has been sent to the host and fewer banks than expected have been validated (by clearing the USBHS\_DEVEPTIMR<sub>x</sub>.USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON) for this microframe, it sets the USBHS\_DEVEPTISR<sub>x</sub>.HBISOINERRORI bit, which triggers a PEP<sub>x</sub> interrupt if the High Bandwidth Isochronous IN Error Interrupt Enable (HBISOINERRORE) bit is one.

For example, if the Number of Transactions per MicroFrame for Isochronous Endpoint (NBTRANS) field in USBHS\_DEVEPTCFG<sub>x</sub> is three (three transactions per microframe), only two banks are filled by the CPU (three expected) for the current microframe. Then, the HBISOINERRI interrupt is generated at the end of the microframe. Note that an UNDERFI interrupt is also generated (with an automatic zero-length-packet), except in the case of a missing IN token.

#### 36.5.2.17 HB IsoFlush

This error only exists for high-bandwidth isochronous IN endpoints.

At the end of the microframe, if at least one packet has been sent to the host and there is a missing IN token during this microframe, the bank(s) destined to this microframe is/are flushed out to ensure a good data synchronization between the host and the device.

For example, if NBTRANS is three (three transactions per microframe) and if only the first IN token (among three) is well received by the USBHS, the last two banks are discarded.

#### 36.5.2.18 CRC Error

This error only exists for isochronous OUT endpoints. It sets the CRC Error Interrupt (USBHS\_DEVEPTISR<sub>x</sub>.CRCERRI) bit, which triggers a PEP<sub>x</sub> interrupt if the CRC Error Interrupt Enable (USBHS\_DEVEPTIMR<sub>x</sub>.CRCERRE) bit is one.

A CRC error can occur during the OUT stage if the USBHS detects a corrupted received packet. The OUT packet is stored in the bank as if no CRC error had occurred (USBHS\_DEVEPTISRx.RXOUTI is set).

### 36.5.2.19 Interrupts

See the structure of the USB device interrupt system on [Figure 36-3 on page 580](#).

There are two kinds of device interrupts: processing, i.e., their generation is part of the normal processing, and exception, i.e., errors (not related to CPU exceptions).

#### Global Interrupts

The processing device global interrupts are:

- Suspend (USBHS\_DEVISR.SUSP)
- Start of Frame (USBHS\_DEVISR.SOF) interrupt with no frame number CRC error - the Frame Number CRC Error (USBHS\_DEVFNUM.FNCERR) bit is zero.
- Micro Start of Frame (USBHS\_DEVISR.MSOF) with no CRC error
- End of Reset (USBHS\_DEVISR.EORST)
- Wake-Up (USBHS\_DEVISR.WAKEUP)
- End of Resume (USBHS\_DEVISR.EORSM)
- Upstream Resume (USBHS\_DEVISR.UPRSM)
- Endpoint x (USBHS\_DEVISR.PEP\_x)
- DMA Channel x (USBHS\_DEVISR.DMA\_x)

The exception device global interrupts are:

- Start of Frame (USBHS\_DEVISR.SOF) with a frame number CRC error (USBHS\_DEVFNUM.FNCERR = 1)
- Micro Start of Frame (USBHS\_DEVFNUM.FNCERR.MSOF) with a CRC error

#### Endpoint Interrupts

The processing device endpoint interrupts are:

- Transmitted IN Data (USBHS\_DEVEPTISRx.TXINI)
- Received OUT Data (USBHS\_DEVEPTISRx.RXOUTI)
- Received SETUP (USBHS\_DEVEPTISRx.RXSTPI)
- Short Packet (USBHS\_DEVEPTISRx.SHORTPACKET)
- Number of Busy Banks (USBHS\_DEVEPTISRx.NBUSYBK)
- Received OUT Isochronous Multiple Data (DTSEQ=MDATA & USBHS\_DEVEPTISRx.RXOUTI)
- Received OUT Isochronous DataX (DTSEQ=DATAx & USBHS\_DEVEPTISRx.RXOUTI)

The exception device endpoint interrupts are:

- Underflow (USBHS\_DEVEPTISRx.UNDERFI)
- NAKed OUT (USBHS\_DEVEPTISRx.NAKOUTI)
- High-Bandwidth Isochronous IN Error (USBHS\_DEVEPTISRx.HBISOINERRI)
- NAKed IN (USBHS\_DEVEPTISRx.NAKINI)
- High-Bandwidth Isochronous IN Flush error (USBHS\_DEVEPTISRx.HBISOFLUSHI)
- Overflow (USBHS\_DEVEPTISRx.OVERFI)
- STALLED (USBHS\_DEVEPTISRx.STALLEDI)
- CRC Error (USBHS\_DEVEPTISRx.CRCERRI)
- Transaction Error (USBHS\_DEVEPTISRx.ERRORTRANS)

#### DMA Interrupts

The processing device DMA interrupts are:

- End of USB Transfer Status (USBHS\_DEVDMASSTATUSx.END\_TR\_ST)

- End of Channel Buffer Status (USBHS\_DEVDMASSTATUSx.END\_BF\_ST)
- Descriptor Loaded Status (USBHS\_DEVDMASSTATUSx.DESC\_LDST)

There is no exception device DMA interrupt.

### 36.5.2.20 Test Modes

When written to one, the USBHS\_DEVCTRL.TSTPCKT bit switches the USB device controller to a “Test-packet” mode:

The transceiver repeatedly transmits the packet stored in the current bank. USBHS\_DEVCTRL.TSTPCKT must be written to zero to exit the Test-packet mode. The endpoint is reset by software after a Test-packet mode.

This enables the testing of rise and falling times, eye patterns, jitter, and any other dynamic waveform specifications.

The flow control used to send the packets is as follows:

- USBHS\_DEVCTRL.TSTPCKT=1;
- Store data in an endpoint bank
- Write a zero to the USBHS\_DEVEPTIDRx.FIFOCON bit


To stop the Test-packet mode, write a zero to the USBHS\_DEVCTRL.TSTPCKT bit.

## 36.5.3 USB Host Operation

### 36.5.3.1 Description of Pipes

For the USBHS in Host mode, the term “pipe” is used instead of “endpoint” (used in Device mode). A host pipe corresponds to a device endpoint, as described in [Figure 36-16](#) (from the USB Specification).

**Figure 36-16. USB Communication Flow**




In Host mode, the USBHS associates a pipe to a device endpoint, considering the device configuration descriptors.

### 36.5.3.2 Power-On and Reset

[Figure 36-17](#) describes the USBHS Host mode main states.

**Figure 36-17. Host Mode Main States**



After a hardware reset, the USBHS Host mode is in the Reset state.

When the USBHS is enabled (USBHS\_CTRL.USBE = 1) in Host mode (USBHS\_CTRL.UIMOD = 0), it goes to the Idle state. In this state, the controller waits for a device connection with a minimal power consumption. The USB pad should be in the Idle state. Once a device is connected, the macro enters the Ready state, which does not require the USB clock to be activated.

The controller enters the Suspend state when the USB bus is in a “Suspend” state, i.e., when the Host mode does not generate the “Start of Frame (SOF)”. In this state, the USB consumption is minimal. The Host mode exits the Suspend state when starting to generate the SOF over the USB line.

### 36.5.3.3 Device Detection

A device is detected by the USBHS Host mode when D+ or D- is no longer tied low, i.e., when the device D+ or D-pull-up resistor is connected. To enable this detection, the host controller must provide the VBUS power supply to the device.

The device disconnection is detected by the host controller when both D+ and D- are pulled down.

### 36.5.3.4 USB Reset

The USBHS sends a USB bus reset when the user writes a one to the Send USB Reset bit in the Host General Control register (USBHS\_HSTCTRL.RESET). The USB Reset Sent Interrupt bit in the Host Global Interrupt Status register (USBHS\_HSTISR.RSTI) is set when the USB reset has been sent. In this case, all pipes are disabled and de-allocated.

If the bus was previously in a “Suspend” state (the Start of Frame Generation Enable (USBHS\_HSTCTRL.SOFE) bit is zero), the USBHS automatically switches to the “Resume” state, the Host Wake-Up Interrupt (USBHS\_HSTISR.HWUPI) bit is set and the USBHS\_HSTCTRL.SOFE bit is set in order to generate SOFs or micro SOFs immediately after the USB reset.

At the end of the reset, the user should check the USBHS\_SR.SPEED field to know the speed running according to the peripheral capability (LS.FS/HS).

### 36.5.3.5 Pipe Reset

A pipe can be reset at any time by writing a one to the Pipe x Reset (USBHS\_HSTPIP.PRSTx) bit. This is recommended before using a pipe upon hardware reset or when a USB bus reset has been sent. This resets:

- the internal state machine of the pipe,
- the receive and transmit bank FIFO counters,
- all the registers of the pipe (USBHS\_HSTPIPCFGx, USBHS\_HSTPIPIISRx, USBHS\_HSTPIPIMRx), except its configuration (USBHS\_HSTPIPCFGx.ALLOC, USBHS\_HSTPIPCFGx.PBK,

USBHS\_HSTPIPCFGx.PSIZE, USBHS\_HSTPIPCFGx.PTOKEN, USBHS\_HSTPIPCFGx.PTYPE, USBHS\_HSTPIPCFGx.PEPNUM, USBHS\_HSTPIPCFGx.INTFRQ) and its Data Toggle Sequence field (USBHS\_HSTPIISRx.DTSEQ).

The pipe configuration remains active and the pipe is still enabled.

The pipe reset may be associated with a clear of the data toggle sequence. This can be achieved by setting the Reset Data Toggle bit in the Pipe x Control register (USBHS\_HSTPIIMRx.RSTDT) (by writing a one to the Reset Data Toggle Set bit in the Pipe x Control Set register (USBHS\_HSTPIIERx.RSTDTS)).


In the end, the user has to write a zero to the USBHS\_HSTPIP.PRSTx bit to complete the reset operation and to start using the FIFO.

### 36.5.3.6 Pipe Activation

The pipe is maintained inactive and reset (see [Section 36.5.3.5](#) for more details) as long as it is disabled (USBHS\_HSTPIP.PENx = 0). The Data Toggle Sequence field (USBHS\_HSTPIISRx.DTSEQ) is also reset.

The algorithm represented on [Figure 36-18](#) must be followed in order to activate a pipe.

**Figure 36-18. Pipe Activation Algorithm**



As long as the pipe is not correctly configured (USBHS\_HSTPIISRx.CFGOK = 0), the controller cannot send packets to the device through this pipe.

The USBHS\_HSTPIISRx.CFGOK bit is only set if the configured size and number of banks are correct as compared to their maximal allowed values for the pipe (see [Table 36-1 on page 576](#)) and to the maximal FIFO size (i.e., the DPRAM size).

See [Section 36.5.1.5](#) for more details about DPRAM management.

Once the pipe is correctly configured (USBHS\_HSTPIISRx.CFGOK = 1), only the USBHS\_HSTPIPCFGx.PTOKEN and USBHS\_HSTPIPCFGx.INTFRQ fields can be written by software. USBHS\_HSTPIPCFGx.INTFRQ is meaningless for non-interrupt pipes.

When starting an enumeration, the user gets the device descriptor by sending a GET\_DESCRIPTOR USB request. This descriptor contains the maximal packet size of the device default control endpoint (bMaxPacketSize0) and the user reconfigures the size of the default control pipe with this size parameter.

### 36.5.3.7 Address Setup

Once the device has answered the first host requests with the default device address 0, the host assigns a new address to the device. The host controller has to send a USB reset to the device and to send a SET\_ADDRESS (addr) SETUP request with the new address to be used by the device. Once this SETUP transaction is over, the user writes the new address into the USB Host Address for Pipe x field in the USB Host Device Address register (HSTADDR.HSTADDRPx). All the following requests on all pipes are then performed using this new address.

When the host controller sends a USB reset, the HSTADDRPx field is reset by hardware and the following host requests are performed using the default device address 0.

### 36.5.3.8 Remote Wake-up

The controller Host mode enters the Suspend state when the USBHS\_HSTCTRL.SOFE bit is written to zero. No more “Start of Frame” is sent on the USB bus and the USB device enters the Suspend state 3 ms later.

The device awakes the host by sending an Upstream Resume (Remote Wake-Up feature). When the host controller detects a non-idle state on the USB bus, it sets the Host Wake-Up interrupt (USBHS\_HSTISR.HWUPI) bit. If the non-idle bus state corresponds to an Upstream Resume (K state), the Upstream Resume Received Interrupt (USBHS\_HSTISR.RXRSMI) bit is set. The user has to generate a Downstream Resume within 1 ms and for at least 20 ms by writing a one to the Send USB Resume (USBHS\_HSTCTRL.RESUME) bit. It is mandatory to write a one to USBHS\_HSTCTRL.SOFE before writing a one to USBHS\_HSTCTRL.RESUME to enter the Ready state, otherwise USBHS\_HSTCTRL.RESUME has no effect.

### 36.5.3.9 Management of Control Pipes

A control transaction is composed of three stages:

- SETUP
- Data (IN or OUT)
- Status (OUT or IN)

The user has to change the pipe token according to each stage.

For the control pipe only, each token is assigned a specific initial data toggle sequence:

- SETUP: Data0
- IN: Data1
- OUT: Data1

### 36.5.3.10 Management of IN Pipes

IN packets are sent by the USB device controller upon IN requests from the host. All data which acknowledges or not the bank can be read when it is empty.

The pipe must be configured first.

When the host requires data from the device, the user has to first select the IN Request mode with the IN Request Mode bit in the Pipe x IN Request register (USBHS\_HSTPIPINRQx.INMODE):

- When USBHS\_HSTPIPINRQx.INMODE = 0, the USBHS performs (INRQ + 1) IN requests before freezing the pipe.
- When USBHS\_HSTPIPINRQx.INMODE = 1, the USBHS performs IN requests endlessly when the pipe is not frozen by the user.

The generation of IN requests starts when the pipe is unfrozen (the Pipe Freeze (USBHS\_HSTPIPIMRx.PFREEZE) field in USBHS\_HSTPIPIMRx is zero).

The Received IN Data Interrupt (USBHS\_HSTPIPISRx.RXINI) bit is set at the same time as the FIFO Control (USBHS\_HSTPIPIMRx.FIFOCON) bit when the current bank is full. This triggers a PEP\_x interrupt if the Received IN Data Interrupt Enable (USBHS\_HSTPIPIMRx.RXINE) bit is one.


USBHS\_HSTPIISR<sub>x</sub>.RXINI is cleared by software (by writing a one to the Received IN Data Interrupt Clear bit in the Host Pipe x Clear register (USBHS\_HSTPIIDR<sub>x</sub>.RXINIC)) to acknowledge the interrupt, which has no effect on the pipe FIFO.

The user then reads from the FIFO and clears the USBHS\_HSTPIIMR<sub>x</sub>.FIFOCON bit (by writing a one to the FIFO Control Clear (USBHS\_HSTPIIDR<sub>x</sub>.FIFOCONC) bit) to free the bank. If the IN pipe is composed of multiple banks, this also switches to the next bank. The USBHS\_HSTPIISR<sub>x</sub>.RXINI and USBHS\_HSTPIIMR<sub>x</sub>.FIFOCON bits are updated in accordance with the status of the next bank.


USBHS\_HSTPIISR<sub>x</sub>.RXINI is always cleared before clearing USBHS\_HSTPIIMR<sub>x</sub>.FIFOCON.

The Read/Write Allowed (USBHS\_HSTPIISR<sub>x</sub>.RWALL) bit is set when the current bank is not empty, i.e., when the software can read further data from the FIFO.

**Figure 36-19. Example of an IN Pipe with one Data Bank**



**Figure 36-20. Example of an IN Pipe with two Data Banks**



### 36.5.3.11 Management of OUT Pipes

OUT packets are sent by the host. All data which acknowledges or not the bank can be written when it is full.

The pipe must be configured and unfrozen first.

The Transmitted OUT Data Interrupt (USBHS\_HSTPIISR<sub>x</sub>.TXOUTI) bit is set at the same time as USBHS\_HSTPIIMR<sub>x</sub>.FIFOCON when the current bank is free. This triggers a PEP<sub>x</sub> interrupt if the Transmitted OUT Data Interrupt Enable (USBHS\_HSTPIIMR<sub>x</sub>.TXOUTE) bit is one.

USBHS\_HSTPIISR<sub>x</sub>.TXOUTI is cleared by software (by writing a one to the Transmitted OUT Data Interrupt Clear (USBHS\_HSTPIIDR<sub>x</sub>.TXOUTIC) bit) to acknowledge the interrupt, which has no effect on the pipe FIFO.




The user then writes into the FIFO and clears the USBHS\_HSTPIPIDRx.FIFOCON bit to allow the USBHS to send the data. If the OUT pipe is composed of multiple banks, this also switches to the next bank. The USBHS\_HSTPIISRx.TXOUTI and USBHS\_HSTPIIMRx.FIFOCON bits are updated in accordance with the status of the next bank.

USBHS\_HSTPIISRx.TXOUTI is always cleared before clearing USBHS\_HSTPIIMRx.FIFOCON.


The USBHS\_HSTPIISRx.RWALL bit is set when the current bank is not full, i.e., when the software can write further data into the FIFO.

- Notes:
1. If the user decides to switch to the Suspend state (by writing a zero to the USBHS\_HSTCTRL.SOFE bit) while a bank is ready to be sent, the USBHS automatically exits this state and the bank is sent.
  2. In High-speed operating mode, the host controller automatically manages the PING protocol to maximize the USB bandwidth. The user can tune the PING protocol by handling the Ping Enable (PINGEN) bit and the Interval Parameter for the Bulk-Out/Ping Transaction (BINTERVAL) field in USBHS\_HSTPIPCFGx. See [Section 36.6.43](#) for more details.

**Figure 36-21. Example of an OUT Pipe with one Data Bank**




**Figure 36-22. Example of an OUT Pipe with two Data Banks and no Bank Switching Delay**





**Figure 36-23. Example of an OUT Pipe with two Data Banks and a Bank Switching Delay**



### 36.5.3.12 CRC Error

This error exists only for isochronous IN pipes. It sets the CRC Error Interrupt (USBHS\_HSTPIPISRx.CRCERRI) bit, which triggers a PEP\_x interrupt if then the CRC Error Interrupt Enable (USBHS\_HSTPIPIMRx.CRCERRE) bit is one.

A CRC error can occur during IN stage if the USBHS detects a corrupted received packet. The IN packet is stored in the bank as if no CRC error had occurred (USBHS\_HSTPIPISRx.RXINI is set).

### 36.5.3.13 Interrupts

See the structure of the USB host interrupt system on [Figure 36-3 on page 580](#).

There are two kinds of host interrupts: processing, i.e., their generation is part of the normal processing, and exception, i.e., errors (not related to CPU exceptions).

#### Global Interrupts

The processing host global interrupts are:

- Device Connection (USBHS\_HSTISR.DCONNI)
- Device Disconnection (USBHS\_HSTISR.DDISCI)
- USB Reset Sent (USBHS\_HSTISR.RSTI)
- Downstream Resume Sent (USBHS\_HSTISR.RSMEDI)
- Upstream Resume Received (USBHS\_HSTISR.RXRSMI)
- Host Start of Frame (USBHS\_HSTISR.HSOFI)
- Host Wake-Up (USBHS\_HSTISR.HWUPI)
- Pipe x (USBHS\_HSTISR.PEP\_x)
- DMA Channel x (USBHS\_HSTISR.DMAxINT)

There is no exception host global interrupt.

#### Pipe Interrupts

The processing host pipe interrupts are:

- Received IN Data (USBHS\_HSTPIPISRx.RXINI)
- Transmitted OUT Data (USBHS\_HSTPIPISRx.TXOUTI)
- Transmitted SETUP (USBHS\_HSTPIPISRx.TXSTPI)
- Short Packet (USBHS\_HSTPIPISRx.SHORTPACKETI)
- Number of Busy Banks (USBHS\_HSTPIPISRx.NBUSYBK)

The exception host pipe interrupts are:

- Underflow (USBHS\_HSTPIISRx.UNDERFI)
- Pipe Error (USBHS\_HSTPIISRx.PERRI)
- NAKed (USBHS\_HSTPIISRx.NAKEDI)
- Overflow (USBHS\_HSTPIISRx.OVERFI)
- Received STALLED (USBHS\_HSTPIISRx.RXSTALLDI)
- CRC Error (USBHS\_HSTPIISRx.CRCERRI)

#### DMA Interrupts

The processing host DMA interrupts are:

- The End of USB Transfer Status (USBHS\_HSTDMASSTATUSx.END\_TR\_ST)
- The End of Channel Buffer Status (USBHS\_HSTDMASSTATUSx.END\_BF\_ST)
- The Descriptor Loaded Status (USBHS\_HSTDMASSTATUSx.DESC\_LDST)

There is no exception host DMA interrupt.

### 36.5.4 USB DMA Operation


USB packets of any length may be transferred when required by the USBHS. These transfers always feature sequential addressing. Such characteristics mean that in case of high USBHS throughput, both AHB ports benefit from “incrementing burst of unspecified length” since the average access latency of AHB slaves can then be reduced.

The DMA uses word “incrementing burst of unspecified length” of up to 256 beats for both data transfers and channel descriptor loading. A burst may last on the AHB busses for the duration of a whole USB packet transfer, unless otherwise broken by the AHB arbitration or the AHB 1-Kbyte boundary crossing.

Packet data AHB bursts may be locked on a DMA buffer basis for drastic overall AHB bus bandwidth performance boost with paged memories. This prevents large AHB bursts from being broken in case of conflict with other AHB bus masters, thus avoiding access latencies due to memory row changes. This means up to 128 words single cycle unbroken AHB bursts for bulk pipes/endpoints and 256 words single cycle unbroken bursts for isochronous pipes/endpoints. This maximal burst length is then controlled by the lowest programmed USB Pipe/Endpoint Size (USBHS\_HSTPIPCFGx.PSIZE / USBHS\_DEVEPTCFGx.EPSIZE) and the Buffer Byte Length (USBHS\_HSTDMACONTROLx.BUFF\_LENGTH / USBHS\_DEVDMACONTROLx.BUFF\_LENGTH) fields.

The USBHS average throughput can reach nearly 480 Mbps. Its average access latency decreases as burst length increases due to the zero wait-state side effect of unchanged pipe/endpoint. Word access allows reducing the AHB bandwidth required for the USB by four, as compared to native byte access. If at least 0 wait-state word burst capability is also provided by the other DMA AHB bus slaves, each DMA AHB bus needs less than 60% bandwidth allocation for full USB bandwidth usage at 33 MHz, and less than 30% at 66 MHz.

**Figure 36-24. Example of a DMA Chained List**



### 36.5.5 USB DMA Channel Transfer Descriptor

The DMA channel transfer descriptor is loaded from the memory. The following structures apply:

Offset 0:

- The address must be aligned: 0xXXXX0
- Next Descriptor Address Register: USBHS\_xxxDMANXTDSCx

Offset 4:

- The address must be aligned: 0xXXXX4
- DMA Channelx Address Register: USBHS\_xxxDMAADDRESSx

Offset 8:

- The address must be aligned: 0xXXXX8
- DMA Channelx Control Register: USBHS\_xxxDMACONTROLx

To use the DMA channel transfer descriptor, fill the structures with the correct values (as described in the following pages), then write directly in USBHS\_xxxDMANXTDSCx the address of the descriptor to be used first.

Then write 1 in the USBHS\_xxxDMACONTROLx.LDNXT\_DSC bit (load next channel transfer descriptor). The descriptor is automatically loaded upon pipe x / endpoint x request for packet transfer.

## 36.6 USB High-Speed (USBHS) User Interface

Table 36-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Device General Control Register	USBHS_DEVCTRL	Read/Write	0x00000100
0x0004	Device Global Interrupt Status Register	USBHS_DEVISR	Read-only	0x00000000
0x0008	Device Global Interrupt Clear Register	USBHS_DEVICR	Write-only	
0x000C	Device Global Interrupt Set Register	USBHS_DEVIFR	Write-only	
0x0010	Device Global Interrupt Mask Register	USBHS_DEVIMR	Read-only	0x00000000
0x0014	Device Global Interrupt Disable Register	USBHS_DEVIDR	Write-only	
0x0018	Device Global Interrupt Enable Register	USBHS_DEVIER	Write-only	
0x001C	Device Endpoint Register	USBHS_DEVEPT	Read/Write	0x00000000
0x0020	Device Frame Number Register	USBHS_DEVFNUM	Read-only	0x00000000
0x0100 + (n * 0x04) + 0x00	Device Endpoint Configuration Register	USBHS_DEVEPTCFG	Read/Write	0x00002000
0x0100 + (n * 0x04) + 0x30	Device Endpoint Status Register	USBHS_DEVEPTISR	Read-only	0x00000100
0x0100 + (n * 0x04) + 0x60	Device Endpoint Clear Register	USBHS_DEVEPTICR	Write-only	
0x0100 + (n * 0x04) + 0x90	Device Endpoint Set Register	USBHS_DEVEPTIFR	Write-only	
0x0100 + (n * 0x04) + 0x0C0	Device Endpoint Mask Register	USBHS_DEVEPTIMR	Read-only	0x00000000
0x0100 + (n * 0x04) + 0x0F0	Device Endpoint Enable Register	USBHS_DEVEPTIER	Write-only	
0x0100 + (n * 0x04) + 0x0120	Device Endpoint Disable Register	USBHS_DEVEPTIDR	Write-only	
0x0300 + (n * 0x10)+0x00	Device DMA Channel Next Descriptor Address Register	USBHS_DEVDMANXTDSC	Read/Write	0x00000000
0x0300 + (n * 0x10)+0x04	Device DMA Channel Address Register	USBHS_DEVDMAADDRESS	Read/Write	0x00000000
0x0300 + (n * 0x10)+0x08	Device DMA Channel Control Register	USBHS_DEVDMACONTROL	Read/Write	0x00000000
0x0300 + (n * 0x10)+0x0C	Device DMA Channel Status Register	USBHS_DEVDMASTATUS	Read/Write	0x00000000
0x0400	Host General Control Register	USBHS_HSTCTRL	Read/Write	0x00000000
0x0404	Host Global Interrupt Status Register	USBHS_HSTISR	Read-only	0x00000000
0x0408	Host Global Interrupt Clear Register	USBHS_HSTICR	Write-only	
0x040C	Host Global Interrupt Set Register	USBHS_HSTIFR	Write-only	
0x0410	Host Global Interrupt Mask Register	USBHS_HSTIMR	Read-only	0x00000000
0x0414	Host Global Interrupt Disable Register	USBHS_HSTIDR	Write-only	
0x0418	Host Global Interrupt Enable Register	USBHS_HSTIER	Write-only	
0x0041C	Host Pipe Register	USBHS_HSTPIP	Read/Write	0x00000000
0x0420	Host Frame Number Register	USBHS_HSTFNUM	Read/Write	0x00000000
0x0424	Host Address 1 Register	USBHS_HSTADDR1	Read/Write	0x00000000
0x0428	Host Address 2 Register	USBHS_HSTADDR2	Read/Write	0x00000000
0x042C	Host Address 3 Register	USBHS_HSTADDR3	Read/Write	0x00000000
0x0500 + (n * 0x04) + 0x00	Host Pipe Configuration Register	USBHS_HSTPIPCFG	Read/Write	0x00000000
0x0500 + (n * 0x04) + 0x30	Host Pipe Status Register	USBHS_HSTPIPISR	Read-only	0x00000000
0x0500 + (n * 0x04) + 0x60	Host Pipe Clear Register	USBHS_HSTPIPICR	Write-only	
0x0500 + (n * 0x04) + 0x90	Host Pipe Set Register	USBHS_HSTPIPIFR	Write-only	

**Table 36-4. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x0500 + (n * 0x04) + 0xC0	Host Pipe Mask Register	USBHS_HSTPIPIMR	Read-only	0x00000000
0x0500 + (n * 0x04) + 0xF0	Host Pipe Enable Register	USBHS_HSTPIPIER	Write-only	
0x0500+ (n * 0x04) + 0x120	Host Pipe Disable Register	USBHS_HSTPIPIDR	Write-only	
0x0500+ (n * 0x04) + 0x150	Host Pipe IN Request Register	USBHS_HSTPIPINRQ	Read/Write	0x00000000
0x0500 + (n * 0x04) + 0x180	Host Pipe Error Register	USBHS_HSTPIPIERR	Read/Write	0x00000000
0x0700 + (n * 0x10) + 0x00	Host DMA Channel Next Descriptor Address Register	USBHS_HSTDMANXTDSC	Read/Write	0x00000000
0x0700 + (n * 0x10) + 0x04	Host DMA Channel Address Register	USBHS_HSTDMAADDRESS	Read/Write	0x00000000
0x0700 + (n * 0x10) + 0x08	Host DMA Channel Control Register	USBHS_HSTDMACONTROL	Read/Write	0x00000000
0x0700 + (n * 0x10) + 0x0C	Host DMA Channel Status Register	USBHS_HSTDMASTATUS	Read/Write	0x00000000
0x0800	General Control Register	USBHS_CTRL	Read/Write	0x03004000
0x0804	General Status Register	USBHS_SR	Read-only	0x00000400
0x0808	General Status Clear Register	USBHS_SCR	Write-only	
0x080C	General Status Set Register	USBHS_SFR	Write-only	
0x0810 - 0x082C	Reserved	-	-	-

## 36.6.1 General Control Register

**Name:** USBHS\_CTRL

**Address:** 0x40038800

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	UIMOD	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
USBE	FRZCLK	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	RDERRE	–	–	–	–

- **RDERRE: Remote Device Connection Error Interrupt Enable**

0: The Remote Device Connection Error Interrupt (USBHS\_SR.RDERRI) is disabled.

1: The Remote Device Connection Error Interrupt (USBHS\_SR.RDERRI) is enabled.

- **FRZCLK: Freeze USB Clock**

0: The clock inputs are enabled.

1: The clock inputs are disabled (the resume detection is still active). This reduces the power consumption. Unless explicitly stated, all registers then become read-only.

This bit can be written even if USBE = 0. Disabling the USBHS (by writing a zero to the USBE bit) does not reset this bit, but it freezes the clock inputs whatever its value.

- **USBE: USBHS Enable**

Writing a zero to this bit resets the USBHS, disables the USB transceiver, and disables the USBHS clock inputs. Unless explicitly stated, all registers then become read-only and are reset.

0: The USBHS is disabled.

1: The USBHS is enabled.

This bit can be written even if FRZCLK = 1

- **UIMOD: USBHS Mode**

0 (HOST): The module is in USB Host mode.

1 (DEVICE): The module is in USB Device mode.

This bit can be written even if USBE = 0 or FRZCLK = 1. Disabling the USBHS (by writing a zero to the USBE bit) does not reset this bit.

## 36.6.2 General Status Register

**Name:** USBHS\_SR

**Address:** 0x40038804

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	CLKUSABLE	SPEED		–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	RDERRI	–	–	–	–

- **RDERRI: Remote Device Connection Error Interrupt (Host mode only)**

0: Cleared when USBHS\_SCR.RDERRIC = 1.

1: Set when an error occurs during the Remote Device Connection. This triggers a USB interrupt if USBHS\_CTRL.RDERRE = 1.

- **SPEED: Speed Status (Device mode only)**

This field is set according to the controller speed mode.

Value	Name	Description
0	FULL_SPEED	Full-Speed mode
1	HIGH_SPEED	High-Speed mode
2	LOW_SPEED	Low-Speed mode
3	–	Reserved

- **CLKUSABLE: UTMI Clock Usable**

0: Cleared when the UTMI 30 MHz is not usable.

1: Set when the UTMI 30 MHz is usable.

### 36.6.3 General Status Clear Register

**Name:** USBHS\_SCR

**Address:** 0x40038808

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	RDERRIC	–	–	–	–

This register always reads as zero.

- **RDERRIC: Remote Device Connection Error Interrupt Clear**

0: No effect

1: Clears the RDERRI bit in USBHS\_SR



### 36.6.4 General Status Set Register

**Name:** USBHS\_SFR

**Address:** 0x4003880C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	RDERRIS	–	–	–	–

This register always reads as zero.

- **RDERRIS: Remote Device Connection Error Interrupt Set**

0: No effect

1: Sets the RDERRI bit in USBHS\_SR, which may be useful for test or debug purposes

### 36.6.5 Device General Control Register

**Name:** USBHS\_DEVCTRL

**Address:** 0x40038000

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	OPMODE2
15	14	13	12	11	10	9	8
TSTPCKT	TSTK	TSTJ	LS	SPDCONF		RMWKUP	DETACH
7	6	5	4	3	2	1	0
ADDEN		UADD					

- **UADD: USB Address**

This field contains the device address.

This field is cleared when a USB reset is received.

- **ADDEN: Address Enable**

0: No effect.

1: Activates the UADD field (USB address).

This bit is cleared when a USB reset is received.

- **DETACH: Detach**

0: Reconnects the device.

1: Physically detaches the device (disconnects the internal pull-up resistor from D+ and D-).

- **RMWKUP: Remote Wake-Up**

0: No effect.

1: Sends an upstream resume to the host for a remote wake-up.

This bit is cleared when the USBHS receives a USB reset or once the upstream resume has been sent.

- **SPDCONF: Mode Configuration**

This field contains the peripheral speed:

Value	Name	Description
0	NORMAL	The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable.
1	LOW_POWER	For a better consumption, if high speed is not needed.

- **LS: Low-Speed Mode Force**

0: The Full-speed mode is active.

1: The Low-speed mode is active.

This bit can be written even if USBHS\_CTRL.USBE = 0 or USBHS\_CTRL.FRZCLK = 1. Disabling the USBHS (by writing a zero to the USBHS\_CTRL.USBE bit) does not reset this bit.

- **TSTJ: Test mode J**

0: The UTMI transceiver is in Normal operating mode.

1: The UTMI transceiver generates high-speed J state for test purposes.

- **TSTK: Test mode K**

0: The UTMI transceiver is in Normal operating mode.

1: The UTMI transceiver generates high-speed K state for test purposes.

- **TSTPCKT: Test packet mode**

0: The UTMI transceiver is in Normal operating mode.

1: The UTMI transceiver generates test packets for test purposes.

- **OPMODE2: Specific Operational mode**

0: The UTMI transceiver is in Normal operating mode.

1: The UTMI transceiver is in the “Disable bit stuffing and NRZI encoding” operational mode for test purposes.

### 36.6.6 Device Global Interrupt Status Register

**Name:** USBHS\_DEVISR

**Address:** 0x40038004

**Access:** Read-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
PEP_11	PEP_10	PEP_9	PEP_8	PEP_7	PEP_6	PEP_5	PEP_4
15	14	13	12	11	10	9	8
PEP_3	PEP_2	PEP_1	PEP_0	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSM	EORSM	WAKEUP	EORST	SOF	MSOF	SUSP

- **SUSP: Suspend Interrupt**

0: Cleared when the USBHS\_DEVICR.SUSPC bit is written to one to acknowledge the interrupt, or when the Wake-Up (WAKEUP) interrupt bit is set.

1: Set when a USB “Suspend” idle bus state has been detected for 3 frame periods (J state for 3 ms). This triggers a USB interrupt if USBHS\_DEVIMR.SUSPE = 1.

- **MSOF: Micro Start of Frame Interrupt**

0: Cleared when the USBHS\_DEVICR.MSOFC bit is written to one to acknowledge the interrupt.

1: Set in High-speed mode when a USB “Micro Start of Frame” PID (SOF) has been detected (every 125 μs). This triggers a USB interrupt if MSOFE = 1. The MFNUM field is updated. The FNUM field is unchanged.

- **SOF: Start of Frame Interrupt**

0: Cleared when the USBHS\_DEVICR.SOFC bit is written to one to acknowledge the interrupt.

1: Set when a USB “Start of Frame” PID (SOF) has been detected (every 1 ms). This triggers a USB interrupt if SOFE = 1. The FNUM field is updated. In High-speed mode, the MFNUM field is cleared.

- **EORST: End of Reset Interrupt**

0: Cleared when the USBHS\_DEVICR.EORSTC bit is written to one to acknowledge the interrupt.

1: Set when a USB “End of Reset” has been detected. This triggers a USB interrupt if USBHS\_DEVIMR.EORSTE = 1.

- **WAKEUP: Wake-Up Interrupt**

0: Cleared when the USBHS\_DEVICR.WAKEUPC bit is written to one to acknowledge the interrupt (USB clock inputs must be enabled before), or when the Suspend (SUSP) interrupt bit is set.

1: Set when the USBHS is reactivated by a filtered non-idle signal from the lines (not by an upstream resume). This triggers an interrupt if USBHS\_DEVIMR.WAKEUPE = 1.

This interrupt is generated even if the clock is frozen by the USBHS\_CTRL.FRZCLK bit.

- **EORSM: End of Resume Interrupt**

0: Cleared when the USBHS\_DEVICR.EORSMC bit is written to one to acknowledge the interrupt.

1: Set when the USBHS detects a valid “End of Resume” signal initiated by the host. This triggers a USB interrupt if USBHS\_DEVIMR.EORSME = 1.

- **UPRSM: Upstream Resume Interrupt**

0: Cleared when the USBHS\_DEVICR.UPRSMC bit is written to one to acknowledge the interrupt (USB clock inputs must be enabled before).

1: Set when the USBHS sends a resume signal called “Upstream Resume”. This triggers a USB interrupt if USBHS\_DEVIMR.UPRSME = 1.

- **PEP\_x: Endpoint x Interrupt**

0: Cleared when the interrupt source is serviced.

1: Set when an interrupt is triggered by endpoint x (USBHS\_DEVEPTISR<sub>x</sub>, USBHS\_DEVEPTIMR<sub>x</sub>). This triggers a USB interrupt if USBHS\_DEVIMR.PEP\_x = 1.

- **DMA\_x: DMA Channel x Interrupt**

0: Cleared when the USBHS\_DEVDMASTATUS<sub>x</sub> interrupt source is cleared.

1: Set when an interrupt is triggered by the DMA channel x. This triggers a USB interrupt if DMA\_x = 1.

### 36.6.7 Device Global Interrupt Clear Register

**Name:** USBHS\_DEVICR

**Address:** 0x40038008

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSMC	EORSMC	WAKEUPC	EORSTC	SOFC	MSOFC	SUSPC

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVICR

- **SUSPC: Suspend Interrupt Clear**
- **MSOFC: Micro Start of Frame Interrupt Clear**
- **SOFC: Start of Frame Interrupt Clear**
- **EORSTC: End of Reset Interrupt Clear**
- **WAKEUPC: Wake-Up Interrupt Clear**
- **EORSMC: End of Resume Interrupt Clear**
- **UPRSMC: Upstream Resume Interrupt Clear**

### 36.6.8 Device Global Interrupt Set Register

**Name:** USBHS\_DEVIFR

**Address:** 0x4003800C

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSMS	EORSMS	WAKEUPS	EORSTS	SOFS	MSOFS	SUSPS

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Sets the corresponding bit in USBHS\_DEVISR.

- **SUSPS: Suspend Interrupt Set**
- **MSOFS: Micro Start of Frame Interrupt Set**
- **SOFS: Start of Frame Interrupt Set**
- **EORSTS: End of Reset Interrupt Set**
- **WAKEUPS: Wake-Up Interrupt Set**
- **EORSMS: End of Resume Interrupt Set**
- **UPRSMS: Upstream Resume Interrupt Set**
- **DMA\_x: DMA Channel x Interrupt Set**

### 36.6.9 Device Global Interrupt Mask Register

**Name:** USBHS\_DEVIMR

**Address:** 0x40038010

**Access:** Read-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
PEP_11	PEP_10	PEP_9	PEP_8	PEP_7	PEP_6	PEP_5	PEP_4
15	14	13	12	11	10	9	8
PEP_3	PEP_2	PEP_1	PEP_0	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSME	EORSME	WAKEUPE	EORSTE	SOFE	MSOFE	SUSPE

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **SUSPE: Suspend Interrupt Mask**
- **MSOFE: Micro Start of Frame Interrupt Mask**
- **SOFE: Start of Frame Interrupt Mask**
- **EORSTE: End of Reset Interrupt Mask**
- **WAKEUPE: Wake-Up Interrupt Mask**
- **EORSME: End of Resume Interrupt Mask**
- **UPRSME: Upstream Resume Interrupt Mask**
- **PEP\_x: Endpoint x Interrupt Mask**
- **DMA\_x: DMA Channel x Interrupt Mask**



### 36.6.10 Device Global Interrupt Disable Register

**Name:** USBHS\_DEVIDR

**Address:** 0x40038014

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
PEP_11	PEP_10	PEP_9	PEP_8	PEP_7	PEP_6	PEP_5	PEP_4
15	14	13	12	11	10	9	8
PEP_3	PEP_2	PEP_1	PEP_0	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSMEC	EORSMEC	WAKEUPEC	EORSTEC	SOFEC	MSOFEC	SUSPEC

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Clears the corresponding bit in USBHS\_DEVIMR.

- **SUSPEC: Suspend Interrupt Disable**
- **MSOFEC: Micro Start of Frame Interrupt Disable**
- **SOFEC: Start of Frame Interrupt Disable**
- **EORSTEC: End of Reset Interrupt Disable**
- **WAKEUPEC: Wake-Up Interrupt Disable**
- **EORSMEC: End of Resume Interrupt Disable**
- **UPRSMEC: Upstream Resume Interrupt Disable**
- **PEP\_x: Endpoint x Interrupt Disable**
- **DMA\_x: DMA Channel x Interrupt Disable**

### 36.6.11 Device Global Interrupt Enable Register

**Name:** USBHS\_DEVIER

**Address:** 0x40038018

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
PEP_11	PEP_10	PEP_9	PEP_8	PEP_7	PEP_6	PEP_5	PEP_4
15	14	13	12	11	10	9	8
PEP_3	PEP_2	PEP_1	PEP_0	–	–	–	–
7	6	5	4	3	2	1	0
–	UPRSMES	EORSMES	WAKEUPES	EORSTES	SOFES	MSOFES	SUSPES

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Sets the corresponding bit in USBHS\_DEVIMR.

- **SUSPES: Suspend Interrupt Enable**
- **MSOFES: Micro Start of Frame Interrupt Enable**
- **SOFES: Start of Frame Interrupt Enable**
- **EORSTES: End of Reset Interrupt Enable**
- **WAKEUPES: Wake-Up Interrupt Enable**
- **EORSMES: End of Resume Interrupt Enable**
- **UPRSMES: Upstream Resume Interrupt Enable**
- **PEP\_x: Endpoint x Interrupt Enable**
- **DMA\_x: DMA Channel x Interrupt Enable**

### 36.6.12 Device Endpoint Register

**Name:** USBHS\_DEVEPT

**Address:** 0x4003801C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	EPRST8
23	22	21	20	19	18	17	16
EPRST7	EPRST6	EPRST5	EPRST4	EPRST3	EPRST2	EPRST1	EPRST0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	EPEN8
7	6	5	4	3	2	1	0
EPEN7	EPEN6	EPEN5	EPEN4	EPEN3	EPEN2	EPEN1	EPEN0

- **EPENx: Endpoint x Enable**

0: Endpoint x is disabled, forcing the endpoint x state to inactive (no answer to USB requests) and resetting the endpoint x registers (USBHS\_DEVEPTCFGx, USBHS\_DEVEPTISRx, USBHS\_DEVEPTIMRx) but not the endpoint configuration (USBHS\_DEVEPTCFGx.ALLOC, USBHS\_DEVEPTCFGx.EPBK, USBHS\_DEVEPTCFGx.EPSIZE, USBHS\_DEVEPTCFGx.EPDIR, USBHS\_DEVEPTCFGx.EPTYPE).

1: Endpoint x is enabled.

- **EPRSTx: Endpoint x Reset**

0: Completes the reset operation and starts using the FIFO.

1: Resets the endpoint x FIFO prior to any other operation, upon hardware reset or when a USB bus reset has been received. This resets the endpoint x registers (USBHS\_DEVEPTCFGx, USBHS\_DEVEPTISRx, USBHS\_DEVEPTIMRx) but not the endpoint configuration (USBHS\_DEVEPTCFGx.ALLOC, USBHS\_DEVEPTCFGx.EPBK, USBHS\_DEVEPTCFGx.EPSIZE, USBHS\_DEVEPTCFGx.EPDIR, USBHS\_DEVEPTCFGx.EPTYPE).

The whole endpoint mechanism (FIFO counter, reception, transmission, etc.) is reset apart from the Data Toggle Sequence field (USBHS\_DEVEPTISRx.DTSEQ), which can be cleared by setting the USBHS\_DEVEPTIMRx.RSTDTS bit (by writing a one to the USBHS\_DEVEPTISRx.RSTDTS bit).

The endpoint configuration remains active and the endpoint is still enabled.

This bit is cleared upon receiving a USB reset.

### 36.6.13 Device Frame Number Register

**Name:** USBHS\_DEVFNUM

**Address:** 0x40038020

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
FNCERR	–	FNUM					
7	6	5	4	3	2	1	0
FNUM					MFNUM		

- **MFNUM: Micro Frame Number**

This field contains the 3-bit micro frame number information. It is provided in the last received MSOF packet.

This field is cleared at the beginning of each start of frame (SOF interrupt) or upon receiving a USB reset.

MFNUM is updated even if a corrupted MSOF is received.

- **FNUM: Frame Number**

This field contains the 11-bit frame number information. It is provided in the last received SOF packet.

This field is cleared upon receiving a USB reset.

FNUM is updated even if a corrupted SOF is received.

- **FNCERR: Frame Number CRC Error**

0: Cleared upon receiving a USB reset.

1: Set when a corrupted frame number (or microframe number) is received. This bit and the SOF (or MSOF) interrupt bit are updated at the same time.

### 36.6.14 Device Endpoint x Configuration Register

**Name:** USBHS\_DEVEPTCFGx [x=0..9]

**Address:** 0x40038100

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	NBTRANS		EPTYPE		–	AUTOSW	EPDIR
7	6	5	4	3	2	1	0
–	EPSIZE			EPBK		ALLOC	–

- **ALLOC: Endpoint Memory Allocate**

0: Frees the endpoint memory.

1: Allocates the endpoint memory. The user should check the USBHS\_DEVEPTISRx.CFGOK bit to know whether the allocation of this endpoint is correct.

This bit is cleared upon receiving a USB reset (except for endpoint 0).

- **EPBK: Endpoint Banks**

This field should be written to select the number of banks for the endpoint:

Value	Name	Description
0	1_BANK	Single-bank endpoint
1	2_BANK	Double-bank endpoint
2	3_BANK	Triple-bank endpoint
3	–	Reserved

For control endpoints, a single-bank endpoint (0b00) should be selected.

This field is cleared upon receiving a USB reset (except for endpoint 0).

- **EPSIZE: Endpoint Size**

This field should be written to select the size of each endpoint bank:

Value	Name	Description
0	8_BYTE	8 bytes
1	16_BYTE	16 bytes
2	32_BYTE	32 bytes
3	64_BYTE	64 bytes
4	128_BYTE	128 bytes
5	256_BYTE	256 bytes
6	512_BYTE	512 bytes
7	1024_BYTE	1024 bytes

This field is cleared upon receiving a USB reset (except for endpoint 0).

- **EPDIR: Endpoint Direction**

This bit is cleared upon receiving a USB reset.

0 (OUT): The endpoint direction is OUT.

1 (IN): The endpoint direction is IN (nor for control endpoints).

- **AUTOSW: Automatic Switch**

This bit is cleared upon receiving a USB reset.

0: The automatic bank switching is disabled.

1: The automatic bank switching is enabled.

- **EPTYPE: Endpoint Type**

This field should be written to select the endpoint type:

Value	Name	Description
0	CTRL	Control
1	ISO	Isochronous
2	BLK	Bulk
3	INTRPT	Interrupt

This field is cleared upon receiving a USB reset.

- **NBTRANS: Number of transactions per microframe for isochronous endpoint**

This field should be written with the number of transactions per microframe to perform high-bandwidth isochronous transfer.

It can be written only for endpoints that have this capability (see USBHS\_FEATURES.ENHBISOx bit). Otherwise, this field is 0.

This field is irrelevant for non-isochronous endpoints.

Value	Name	Description
0	0_TRANS	Reserved to endpoint that does not have the high-bandwidth isochronous capability.
1	1_TRANS	Default value: one transaction per microframe.
2	2_TRANS	Two transactions per microframe. This endpoint should be configured as double-bank.
3	3_TRANS	Three transactions per microframe. This endpoint should be configured as triple-bank.

### 36.6.15 Device Endpoint x Status Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTISR<sub>x</sub> [x=0..9]

**Address:** 0x40038130

**Access:** Read-only 0x0100

31	30	29	28	27	26	25	24
-		BYCT					
23	22	21	20	19	18	17	16
BYCT			-		CFGOK	CTRLDIR	RWALL
15	14	13	12	11	10	9	8
CURRBK		NBUSYBK		-		DTSEQ	
7	6	5	4	3	2	1	0
SHORTPACKET	STALLEDI	OVERFI	NAKINI	NAKOUTI	RXSTPI	RXOUTI	TXINI

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621.

#### • TXINI: Transmitted IN Data Interrupt

For control endpoints:

0: Cleared when TXINIC = 1. This acknowledges the interrupt and sends the packet.

1: Set when the current bank is ready to accept a new IN packet. This triggers a PEP<sub>x</sub> interrupt if TXINE = 1.

For bulk and interrupt IN endpoints:

0: Cleared when TXINIC = 1. This acknowledges the interrupt, which has no effect on the endpoint FIFO. USBHS\_DEVEPTISR<sub>x</sub>.TXINI shall always be cleared before clearing USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON.

1: Set at the same time as USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON when the current bank is free. This triggers a PEP<sub>x</sub> interrupt if TXINE = 1.

The user writes into the FIFO and clears the USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bit to allow the USBHS to send the data. If the IN endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISR<sub>x</sub>.TXINI and USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bits are set/cleared in accordance with the status of the next bank.

This bit is inactive (cleared) for bulk and interrupt OUT endpoints.

#### • RXOUTI: Received OUT Data Interrupt

For control endpoints:

0: Cleared by writing a one to the RXOUTIC bit. This acknowledges the interrupt and frees the bank.

1: Set when the current bank contains a bulk OUT packet (data or status stage). This triggers a PEP<sub>x</sub> interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.RXOUTE = 1.

For bulk and interrupt OUT endpoints:

0: Cleared by writing a one to the RXOUTIC bit. This acknowledges the interrupt, which has no effect on the endpoint FIFO. USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI shall always be cleared before clearing USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON.

1: Set at the same time as USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON when the current bank is full. This triggers a PEP<sub>x</sub> interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.RXOUTE = 1.

The user reads from the FIFO and clears the USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bit to free the bank. If the OUT endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI and USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bits are set/cleared in accordance with the status of the next bank.

This bit is inactive (cleared) for bulk and interrupt IN endpoints.

- **RXSTPI: Received SETUP Interrupt**

This bit is set, for control endpoints, to signal that the current bank contains a new valid SETUP packet. This triggers a PEP\_x interrupt if RXSTPE = 1.

It is cleared by writing a one to the RXSTPIC bit. This acknowledges the interrupt and frees the bank.

This bit is inactive (cleared) for bulk and interrupt IN/OUT endpoints.

- **NAKOUTI: NAKed OUT Interrupt**

0: Cleared when NAKOUTIC = 1. This acknowledges the interrupt.

1: Set when a NAK handshake has been sent in response to an OUT request from the host. This triggers a PEP\_x interrupt if NAKOUTE = 1.

- **NAKINI: NAKed IN Interrupt**

0: Cleared when NAKINIC = 1. This acknowledges the interrupt.

1: Set when a NAK handshake has been sent in response to an IN request from the host. This triggers a PEP\_x interrupt if NAKINE = 1.

- **OVERFI: Overflow Interrupt**

0: Cleared when the OVERFIC bit is written to one. This acknowledges the interrupt.

1: Set when an overflow error occurs. This triggers a PEP\_x interrupt if OVERFE = 1.

For all endpoint types, an overflow can occur during the OUT stage if the host attempts to write into a bank that is too small for the packet. The packet is acknowledged and the USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI bit is set as if no overflow had occurred. The bank is filled with all the first bytes of the packet that fit in.

- **STALLEDI: STALLED Interrupt**

0: Cleared when STALLEDIC = 1. This acknowledges the interrupt.

1: Set to signal that a STALL handshake has been sent. To do that, the software has to set the STALLRQ bit (by writing a one to the STALLRQS bit). This triggers a PEP\_x interrupt if STALLEDE = 1.

- **SHORTPACKET: Short Packet Interrupt**

0: Cleared when SHORTPACKETC = 1. This acknowledges the interrupt.

1: Set for non-control OUT endpoints, when a short packet has been received. This triggers a PEP\_x interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.SHORTPACKETE = 1.

- **DTSEQ: Data Toggle Sequence**

This field is set to indicate the PID of the current bank:

Value	Name	Description
0	DATA0	Data0 toggle sequence
1	DATA1	Data1 toggle sequence
2	DATA2	Reserved for high-bandwidth isochronous endpoint
3	MDATA	Reserved for high-bandwidth isochronous endpoint

For IN transfers, it indicates the data toggle sequence that should be used for the next packet to be sent. This is not relative to the current bank.

For OUT transfers, this value indicates the last data toggle sequence received on the current bank.



By default, DTSEQ is 0b01, as if the last data toggle sequence was Data1, so the next sent or expected data toggle sequence should be Data0.

- **NBUSYBK: Number of Busy Banks**

This field is set to indicate the number of busy banks:

Value	Name	Description
0	0_BUSY	0 busy bank (all banks free)
1	1_BUSY	1 busy bank
2	2_BUSY	2 busy banks
3	3_BUSY	3 busy banks

For IN endpoints, it indicates the number of banks filled by the user and ready for IN transfer. When all banks are free, this triggers a PEP\_x interrupt if NBUSYBKE = 1.

For OUT endpoints, it indicates the number of banks filled by OUT transactions from the host. When all banks are busy, this triggers a PEP\_x interrupt if NBUSYBKE = 1.

When the USBHS\_DEVEPTIMRx.FIFOCON bit is cleared (by writing a one to the USBHS\_DEVEPTIMRx.FIFOCONC bit) to validate a new bank, this field is updated two or three clock cycles later to calculate the address of the next bank.

A PEP\_x interrupt is triggered if:

- for IN endpoint, USBHS\_DEVEPTIMRx.NBUSYBKE = 1 and all the banks are free;
- for OUT endpoint, USBHS\_DEVEPTIMRx.NBUSYBKE = 1 and all the banks are busy.

- **CURRBK: Current Bank**

This bit is set for non-control endpoints, to indicate the current bank:

Value	Name	Description
0	BANK0	Current bank is bank0
1	BANK1	Current bank is bank1
2	BANK2	Current bank is bank2
3	–	Reserved

This field may be updated one clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.

- **RWALL: Read/Write Allowed**

This bit is set for IN endpoints when the current bank is not full, i.e., the user can write further data into the FIFO.

This bit is set for OUT endpoints when the current bank is not empty, i.e., the user can read further data from the FIFO.

This bit is never set if USBHS\_DEVEPTIMRx.STALLRQ = 1 or in case of error.

This bit is cleared otherwise.

This bit should not be used for control endpoints.

- **CTRLDIR: Control Direction**

0: Cleared after a SETUP packet to indicate that the following packet is an OUT packet.

1: Set after a SETUP packet to indicate that the following packet is an IN packet.

- **CFGOK: Configuration OK Status**

This bit is updated when `USBHS_DEVEPTCFGx.ALLOC = 1`.

This bit is set if the endpoint x number of banks (`USBHS_DEVEPTCFGx.EPBK`) and size (`USBHS_DEVEPTCFGx.EPSIZE`) are correct compared to the maximal allowed number of banks and size for this endpoint and to the maximal FIFO size (i.e., the DPRAM size).

If this bit is cleared, the user should rewrite correct values to the `USBHS_DEVEPTCFGx.EPBK` and `USBHS_DEVEPTCFGx.EPSIZE` fields.

- **BYCT: Byte Count**

This field is set with the byte count of the FIFO.

For IN endpoints, the field is incremented after each byte written by the software into the endpoint and decremented after each byte sent to the host.

For OUT endpoints, the field is incremented after each byte received from the host and decremented after each byte read by the software from the endpoint.

This field may be updated one clock cycle after the `RWALL` bit changes, so the user should not poll this field as an interrupt bit.

### 36.6.16 Device Endpoint x Status Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTISR<sub>x</sub> [x=0..9] (ISOENPT)

**Address:** 0x40038130

**Access:** Read-only 0x0100

31	30	29	28	27	26	25	24	
-		BYCT						
23	22	21	20	19	18	17	16	
BYCT			-		CFGOK	-		RWALL
15	14	13	12	11	10	9	8	
CURRBK		NBUSYBK		-		ERRORTRANS	DTSEQ	
7	6	5	4	3	2	1	0	
SHORTPACKET	CRCERRI	OVERFI	HBISOFLUSHI	HBISOINERRI	UNDERFI	RXOUTI	TXINI	

This register view is relevant only if EPTYPE = 0x1 in “[Device Endpoint x Configuration Register](#)” on page 621.

#### • TXINI: Transmitted IN Data Interrupt

For control endpoints:

0: Cleared when TXINIC = 1. This acknowledges the interrupt and sends the packet.

1: Set when the current bank is ready to accept a new IN packet. This triggers a PEP<sub>x</sub> interrupt if TXINE = 1.

For IN endpoints:

0: Cleared when TXINIC = 1. This acknowledges the interrupt, which has no effect on the endpoint FIFO. USBHS\_DEVEPTISR<sub>x</sub>.TXINI shall always be cleared before clearing USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON.

1: Set at the same time as USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON when the current bank is free. This triggers a PEP<sub>x</sub> interrupt if TXINE = 1.

The user writes into the FIFO and clears the USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bit to allow the USBHS to send the data. If the IN endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISR<sub>x</sub>.TXINI and USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bits are set/cleared in accordance with the status of the next bank.

This bit is inactive (cleared) for OUT endpoints.

#### • RXOUTI: Received OUT Data Interrupt

For control endpoints:

0: Cleared by writing a one to the RXOUTIC bit. This acknowledges the interrupt and frees the bank.

1: Set when the current bank contains a bulk OUT packet (data or status stage). This triggers a PEP<sub>x</sub> interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.RXOUTE = 1.

For OUT endpoints:

0: Cleared by writing a one to the RXOUTIC bit. This acknowledges the interrupt, which has no effect on the endpoint FIFO. USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI shall always be cleared before clearing USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON.

1: Set at the same time as USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON when the current bank is full. This triggers a PEP<sub>x</sub> interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.RXOUTE = 1.

The user reads from the FIFO and clears the USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bit to free the bank. If the OUT endpoint is composed of multiple banks, this also switches to the next bank. The USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI and USBHS\_DEVEPTIMR<sub>x</sub>.FIFOCON bits are set/cleared in accordance with the status of the next bank.

This bit is inactive (cleared) for IN endpoints.

- **UNDERFI: Underflow Interrupt**

This bit is set, for isochronous IN/OUT endpoints, when an underflow error occurs. This triggers a PEP\_x interrupt if UNDERFE = 1.

An underflow can occur during IN stage if the host attempts to read from an empty bank. A zero-length packet is then automatically sent by the USBHS.

An underflow can also occur during OUT stage if the host sends a packet while the bank is already full. Typically, the CPU is not fast enough. The packet is lost.

It is cleared by writing a one to the UNDERFIC bit. This acknowledges the interrupt.

- **HBISOINERRI: High Bandwidth Isochronous IN Underflow Error Interrupt**

0: Cleared when the HBISOINERRIC bit is written to one. This acknowledges the interrupt.

1: Set for High-bandwidth isochronous IN endpoint (with NBTRANS = 2 or 3) at the end of the microframe, if less than N banks were written by the CPU within this microframe. This triggers a PEP\_x interrupt if HBISOINERRE = 1.

- **HBISOFLUSHI: High Bandwidth Isochronous IN Flush Interrupt**

0: Cleared when the HBISOFLUSHIC bit is written to one. This acknowledges the interrupt.

1: Set for High-bandwidth isochronous IN endpoint (with NBTRANS = 2 or 3) at the end of the microframe, if less than N transactions have been completed by the USBHS without underflow error. This may occur in case of a missing IN token. In this case, the banks are flushed out to ensure the data synchronization between the host and the device. This triggers a PEP\_x interrupt if HBISOFLUSHE = 1.

- **OVERFI: Overflow Interrupt**

0: Cleared when OVERFIC = 1. This acknowledges the interrupt.

1: Set when an overflow error occurs. This triggers a PEP\_x interrupt if OVERFE = 1. For all endpoint types, an overflow can occur during OUT stage if the host attempts to write into a bank that is too small for the packet. The packet is acknowledged and the USBHS\_DEVEPTISR<sub>x</sub>.RXOUTI bit is set as if no overflow had occurred. The bank is filled with all the first bytes of the packet that fit in.

- **CRCERRI: CRC Error Interrupt**

0: Cleared when CRCERRIC = 1. This acknowledges the interrupt.

1: Set to signal that a CRC error has been detected in an isochronous OUT endpoint. The OUT packet is stored in the bank as if no CRC error had occurred. This triggers a PEP\_x interrupt if CRCERRE = 1.

- **SHORTPACKET: Short Packet Interrupt**

0: Cleared when SHORTPACKETC = 1. This acknowledges the interrupt.

1: Set for non-control OUT endpoints, when a short packet has been received. This triggers a PEP\_x interrupt if USBHS\_DEVEPTIMR<sub>x</sub>.SHORTPACKETE = 1.

- **DTSEQ: Data Toggle Sequence**

This field is set to indicate the PID of the current bank:

Value	Name	Description
0	DATA0	Data0 toggle sequence
1	DATA1	Data1 toggle sequence
2	DATA2	Data2 toggle sequence (for high-bandwidth isochronous endpoint)
3	MData	MData toggle sequence (for high-bandwidth isochronous endpoint)

For IN transfers, it indicates the data toggle sequence that should be used for the next packet to be sent. This is not relative to the current bank.

For OUT transfers, this value indicates the last data toggle sequence received on the current bank.

By default, DTSEQ is 0b01, as if the last data toggle sequence was Data1, so the next sent or expected data toggle sequence should be Data0.

For high-bandwidth isochronous endpoint, a PEP\_x interrupt is triggered if:

- USBHS\_DEVEPTIMRx.MDATAE = 1 and a MData packet has been received (DTSEQ = MData and USBHS\_DEVEPTISRx.RXOUTI = 1).
- USBHS\_DEVEPTISRx.DATAxE = 1 and a Data0/1/2 packet has been received (DTSEQ = Data0/1/2 and USBHS\_DEVEPTISRx.RXOUTI = 1).

- **ERRORTRANS: High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt**

This bit is set when a transaction error occurs during the current microframe (the data toggle sequencing is not compliant with the USB 2.0 standard). This triggers a PEP\_x interrupt if USBHS\_DEVEPTIMRx.ERRORTRANSE = 1.

This bit is set as long as the current bank (CURRBK) belongs to the bad n-transactions (n = 1, 2 or 3) transferred during the microframe. It is cleared by software by clearing (at least once) the USBHS\_DEVEPTIMRx.FIFOCON bit to switch to the bank that belongs to the next n-transactions (next microframe).

- **NBUSYBK: Number of Busy Banks**

This field is set to indicate the number of busy banks:

Value	Name	Description
0	0_BUSY	0 busy bank (all banks free)
1	1_BUSY	1 busy bank
2	2_BUSY	2 busy banks
3	3_BUSY	3 busy banks

For IN endpoints, it indicates the number of banks filled by the user and ready for IN transfer. When all banks are free, this triggers a PEP\_x interrupt if NBUSYBKE = 1.

For OUT endpoints, it indicates the number of banks filled by OUT transactions from the host. When all banks are busy, this triggers a PEP\_x interrupt if NBUSYBKE = 1.

When the USBHS\_DEVEPTIMRx.FIFOCON bit is cleared (by writing a one to the USBHS\_DEVEPTIMRx.FIFOCONC bit) to validate a new bank, this field is updated two or three clock cycles later to calculate the address of the next bank.

A PEP\_x interrupt is triggered if:

- For IN endpoint, USBHS\_DEVEPTIMRx.NBUSYBKE = 1 and all the banks are free.

- For OUT endpoint, USBHS\_DEVEPTIMRx.NBUSYBKE = 1 and all the banks are busy.

- **CURRBK: Current Bank**

This bit is set to indicate the current bank:

Value	Name	Description
0	BANK0	Current bank is bank0
1	BANK1	Current bank is bank1
2	BANK2	Current bank is bank2
3	–	Reserved

This field may be updated one clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.

- **RWALL: Read/Write Allowed**

This bit is set for IN endpoints when the current bank is not full, i.e., the user can write further data into the FIFO.

This bit is set for OUT endpoints when the current bank is not empty, i.e., the user can read further data from the FIFO.

This bit is never set in case of error.

This bit is cleared otherwise.

- **CFGOK: Configuration OK Status**

This bit is updated when USBHS\_DEVEPTCFGx.ALLOC = 1.

This bit is set if the endpoint x number of banks (USBHS\_DEVEPTCFGx.EPBK) and size (USBHS\_DEVEPTCFGx.EPSIZE) are correct compared to the maximal allowed number of banks and size for this endpoint and to the maximal FIFO size (i.e., the DPRAM size).

If this bit is cleared, the user should rewrite correct values to the USBHS\_DEVEPTCFGx.EPBK and USBHS\_DEVEPTCFGx.EPSIZE fields.

- **BYCT: Byte Count**

This field is set with the byte count of the FIFO.

For IN endpoints, the field is incremented after each byte written by the software into the endpoint and decremented after each byte sent to the host.

For OUT endpoints, the field is incremented after each byte received from the host and decremented after each byte read by the software from the endpoint.

This field may be updated one clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.

### 36.6.17 Device Endpoint x Clear Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTICRx [x=0..9]

**Address:** 0x40038160

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SHORTPACKETC	STALLEDIC	OVERFIC	NAKINIC	NAKOUTIC	RXSTPIC	RXOUTIC	TXINIC

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621.

For additional information, see “[Device Endpoint x Status Register \(Control, Bulk, Interrupt Endpoints\)](#)” on page 623.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVEPTISR<sub>x</sub>

- **TXINIC:** Transmitted IN Data Interrupt Clear
- **RXOUTIC:** Received OUT Data Interrupt Clear
- **RXSTPIC:** Received SETUP Interrupt Clear
- **NAKOUTIC:** NAKed OUT Interrupt Clear
- **NAKINIC:** NAKed IN Interrupt Clear
- **OVERFIC:** Overflow Interrupt Clear
- **STALLEDIC:** STALLed Interrupt Clear
- **SHORTPACKETC:** Short Packet Interrupt Clear

### 36.6.18 Device Endpoint x Clear Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTICRx [x=0..9] (ISOENPT)

**Address:** 0x40038160

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SHORTPACKETC	CRCERRIC	OVERFIC	HBISOFLUSHIC	HBISOINERRIC	UNDERFIC	RXOUTIC	TXINIC

This register view is relevant only if EPTYPE = 0x1 in “[Device Endpoint x Configuration Register](#)” on page 621.

For additional information, see “[Device Endpoint x Status Register \(Isochronous Endpoints\)](#)” on page 627.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVEPTISR<sub>x</sub>

- **TXINIC: Transmitted IN Data Interrupt Clear**
- **RXOUTIC: Received OUT Data Interrupt Clear**
- **UNDERFIC: Underflow Interrupt Clear**
- **HBISOINERRIC: High Bandwidth Isochronous IN Underflow Error Interrupt Clear**
- **HBISOFLUSHIC: High Bandwidth Isochronous IN Flush Interrupt Clear**
- **OVERFIC: Overflow Interrupt Clear**
- **CRCERRIC: CRC Error Interrupt Clear**
- **SHORTPACKETC: Short Packet Interrupt Clear**



### 36.6.19 Device Endpoint x Set Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTIFR<sub>x</sub> [x=0..9]

**Address:** 0x40038190

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKS	–	–	–	–
7	6	5	4	3	2	1	0
SHORTPACKETS	STALLEDIS	OVERFIS	NAKINIS	NAKOUTIS	RXSTPIS	RXOUTIS	TXINIS

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621.

For additional information, see “[Device Endpoint x Status Register \(Control, Bulk, Interrupt Endpoints\)](#)” on page 623. This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_DEVEPTISR<sub>x</sub>, which may be useful for test or debug purposes

- **TXINIS: Transmitted IN Data Interrupt Set**
- **RXOUTIS: Received OUT Data Interrupt Set**
- **RXSTPIS: Received SETUP Interrupt Set**
- **NAKOUTIS: NAKed OUT Interrupt Set**
- **NAKINIS: NAKed IN Interrupt Set**
- **OVERFIS: Overflow Interrupt Set**
- **STALLEDIS: STALLED Interrupt Set**
- **SHORTPACKETS: Short Packet Interrupt Set**
- **NBUSYBKS: Number of Busy Banks Interrupt Set**

### 36.6.20 Device Endpoint x Set Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTIFR<sub>x</sub> [x=0..9] (ISOENPT)

**Address:** 0x40038190

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKS	–	–	–	–
7	6	5	4	3	2	1	0
SHORTPACKETS	CRCERRIS	OVERFIS	HBISOFLUSHIS	HBISOINERRIS	UNDERFIS	RXOUTIS	TXINIS

This register view is relevant only if EPTYPE = 0x1 in “[Device Endpoint x Configuration Register](#)” on page 621.

For additional information, see “[Device Endpoint x Status Register \(Isochronous Endpoints\)](#)” on page 627.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_DEVEPTISR<sub>x</sub>, which may be useful for test or debug purposes

- **TXINIS: Transmitted IN Data Interrupt Set**
- **RXOUTIS: Received OUT Data Interrupt Set**
- **UNDERFIS: Underflow Interrupt Set**
- **HBISOINERRIS: High Bandwidth Isochronous IN Underflow Error Interrupt Set**
- **HBISOFLUSHIS: High Bandwidth Isochronous IN Flush Interrupt Set**
- **OVERFIS: Overflow Interrupt Set**
- **CRCERRIS: CRC Error Interrupt Set**
- **SHORTPACKETS: Short Packet Interrupt Set**
- **NBUSYBKS: Number of Busy Banks Interrupt Set**

### 36.6.21 Device Endpoint x Mask Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTIMRx [x=0..9]

**Address:** 0x400381C0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	STALLRQ	RSTDT	NYETDIS	EPDISHDMA
15	14	13	12	11	10	9	8
–	FIFOCON	KILLBK	NBUSYBKE	–	–	–	–
7	6	5	4	3	2	1	0
SHORTPACKETE	STALLEDE	OVERFE	NAKINE	NAKOUTE	RXSTPE	RXOUTE	TXINE

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621.

- **TXINE: Transmitted IN Data Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.TXINEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_DEVEPTISRx.TXINI).

1: Set when USBHS\_DEVEPTIERx.TXINES = 1. This enables the Transmitted IN Data interrupt (USBHS\_DEVEPTISRx.TXINI).

- **RXOUTE: Received OUT Data Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.RXOUTEC = 1. This disables the Received OUT Data interrupt (USBHS\_DEVEPTISRx.RXOUTI).

1: Set when USBHS\_DEVEPTIERx.RXOUTES = 1. This enables the Received OUT Data interrupt (USBHS\_DEVEPTISRx.RXOUTI).

- **RXSTPE: Received SETUP Interrupt**

0: Cleared when USBHS\_DEVEPTIERx.RXSTPEC = 1. This disables the Received SETUP interrupt (USBHS\_DEVEPTISRx.RXSTPI).

1: Set when USBHS\_DEVEPTIERx.RXSTPES = 1. This enables the Received SETUP interrupt (USBHS\_DEVEPTISRx.RXSTPI).

- **NAKOUTE: NAKed OUT Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.NAKOUTEC = 1. This disables the NAKed OUT interrupt (USBHS\_DEVEPTISRx.NAKOUTI).

1: Set when USBHS\_DEVEPTIERx.NAKOUTES = 1. This enables the NAKed OUT interrupt (USBHS\_DEVEPTISRx.NAKOUTI).

- **NAKINE: NAKed IN Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.NAKINEC = 1. This disables the NAKed IN interrupt (USBHS\_DEVEPTISRx.NAKINI).

1: Set when USBHS\_DEVEPTIERx.NAKINES = 1. This enables the NAKed IN interrupt (USBHS\_DEVEPTISRx.NAKINI).

- **OVERFE: Overflow Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.OVERFEC = 1. This disables the Overflow interrupt (USBHS\_DEVEPTISRx.OVERFI).

1: Set when USBHS\_DEVEPTIERx.OVERFES = 1. This enables the Overflow interrupt (USBHS\_DEVEPTISRx.OVERFI).

- **STALLEDE: STALLed Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.STALLEDEC = 1. This disables the STALLed interrupt (USBHS\_DEVEPTISRx.STALLEDI).

1: Set when USBHS\_DEVEPTIERx.STALLEDES = 1. This enables the STALLed interrupt (USBHS\_DEVEPTISRx.STALLEDI).

- **SHORTPACKETE: Short Packet Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.SHORTPACKETEC = 1. This disables the Short Packet interrupt (USBHS\_DEVEPTISRx.SHORTPACKET).

1: Set when USBHS\_DEVEPTIERx.SHORTPACKETES = 1. This enables the Short Packet interrupt (USBHS\_DEVEPTISRx.SHORTPACKET).

If this bit is set for non-control IN endpoints, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of isochronous frame or a bulk or interrupt end of transfer, provided that the End of DMA Buffer Output Enable (END\_B\_EN) bit and the Automatic Switch (AUTOSW) = 1.

- **NBUSYBKE: Number of Busy Banks Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.NBUSYBKEC = 0. This disables the Number of Busy Banks interrupt (USBHS\_DEVEPTISRx.NBUSYBK).

1: Set when the USBHS\_DEVEPTIERx.NBUSYBKES = 1. This enables the Number of Busy Banks interrupt (USBHS\_DEVEPTISRx.NBUSYBK).

- **KILLBK: Kill IN Bank**

This bit is set when the USBHS\_DEVEPTIERx.KILLBKS bit is written to one. This kills the last written bank.

This bit is cleared when the bank is killed.

Caution: The bank is really cleared when the “kill packet” procedure is accepted by the USBHS core. This bit is automatically cleared after the end of the procedure:

The bank is really killed: USBHS\_DEVEPTISRx.NBUSYBK is decremented.

The bank is not cleared but sent (IN transfer): USBHS\_DEVEPTISRx.NBUSYBK is decremented.

The bank is not cleared because it was empty.

The user should wait for this bit to be cleared before trying to kill another packet.

This kill request is refused if at the same time an IN token is coming and the last bank is the current one being sent on the USB line. If at least two banks are ready to be sent, there is no problem to kill a packet even if an IN token is coming. Indeed, in this case, the current bank is sent (IN transfer) while the last bank is killed.

- **FIFOCON: FIFO Control**

For control endpoints:

The FIFOCON and RWALL bits are irrelevant. Therefore, the software never uses them on these endpoints. When read, their value is always 0.

For IN endpoints:

0: Cleared (by writing a one to the USBHS\_DEVEPTIDRx.FIFOCONC bit) to send the FIFO data and to switch to the next bank.

1: Set when the current bank is free, at the same time as USBHS\_DEVEPTISRx.TXINI.

For OUT endpoints:

0: Cleared (by writing a one to the USBHS\_DEVEPTIDRx.FIFOCONC bit) to free the current bank and to switch to the next bank.

1: Set when the current bank is full, at the same time as USBHS\_DEVEPTISRx.RXOUTI.

- **EPDISHDMA: Endpoint Interrupts Disable HDMA Request**

This bit is set when USBHS\_DEVEPTIERx.EPDISHDMAS = 1. This pauses the on-going DMA channel x transfer on any Endpoint x interrupt (PEP\_x), whatever the state of the Endpoint x Interrupt Enable bit (PEP\_x).

The user then has to acknowledge or to disable the interrupt source (e.g. USBHS\_DEVEPTISRx.RXOUTI) or to clear the EPDISHDMA bit (by writing a one to the USBHS\_DEVEPTIDRx.EPDISHDMAC bit) in order to complete the DMA transfer.

In Ping-pong mode, if the interrupt is associated to a new system-bank packet (e.g. Bank1) and the current DMA transfer is running on the previous packet (Bank0), then the previous-packet DMA transfer completes normally, but the new-packet DMA transfer does not start (not requested).

If the interrupt is not associated to a new system-bank packet (USBHS\_DEVEPTISRx.NAKINI, NAKOUTI, etc.), then the request cancellation may occur at any time and may immediately pause the current DMA transfer.

This may be used for example to identify erroneous packets, to prevent them from being transferred into a buffer, to complete a DMA transfer by software after reception of a short packet, etc.

- **NYETDIS: NYET Token Disable**

0: Cleared when USBHS\_DEVEPTIDRx.NYETDISC = 1. This enables the USBHS to handle the high-speed handshake following the USB 2.0 standard.

1: Set when USBHS\_DEVEPTIERx.NYETDISS = 1. This sends a ACK handshake instead of a NYET handshake in High-speed mode.

- **RSTDT: Reset Data Toggle**

This bit is set when USBHS\_DEVEPTIERx.RSTDTS = 1. This clears the data toggle sequence, i.e., sets to Data0 the data toggle sequence of the next sent (IN endpoints) or received (OUT endpoints) packet.

This bit is cleared instantaneously.

The user does not have to wait for this bit to be cleared.

- **STALLRQ: STALL Request**

0: Cleared when a new SETUP packet is received or when USBHS\_DEVEPTIDRx.STALLRQC = 0.

1: Set when USBHS\_DEVEPTIERx.STALLRQS = 1. This requests to send a STALL handshake to the host.

### 36.6.22 Device Endpoint x Mask Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTIMRx [x=0..9] (ISOENPT)

**Address:** 0x400381C0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDT	–	EPDISHDMA
15	14	13	12	11	10	9	8
–	FIFOCON	KILLBK	NBUSYBKE	–	ERRORTRANSE	DATAxE	MDATEA
7	6	5	4	3	2	1	0
SHORTPACKETE	CRCERRE	OVERFE	HBISOFLUSHE	HBISOINERRE	UNDERFE	RXOUTE	TXINE

This register view is relevant only if EPTYPE = 0x1 in “[Device Endpoint x Configuration Register](#)” on page 621.

- **TXINE: Transmitted IN Data Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.TXINEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_DEVEPTISRx.TXINI).

1: Set when USBHS\_DEVEPTIERx.TXINES = 1. This enables the Transmitted IN Data interrupt (USBHS\_DEVEPTISRx.TXINI).

- **RXOUTE: Received OUT Data Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.RXOUTEC = 1. This disables the Received OUT Data interrupt (USBHS\_DEVEPTISRx.RXOUTI).

1: Set when USBHS\_DEVEPTIERx.RXOUTES = 1. This enables the Received OUT Data interrupt (USBHS\_DEVEPTISRx.RXOUTI).

- **UNDERFE: Underflow Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.UNDERFEC = 1. This disables the Underflow interrupt (USBHS\_DEVEPTISRx.UNDERFI).

1: Set when USBHS\_DEVEPTIERx.UNDERFES = 1. This enables the Underflow interrupt (USBHS\_DEVEPTISRx.UNDERFI).

- **HBISOINERRE: High Bandwidth Isochronous IN Error Interrupt**

0: Cleared when the USBHS\_DEVEPTIDRx.HBISOINERREC bit disables the HBISOINERRI interrupt.

1: Set when USBHS\_DEVEPTIERx.HBISOINERRES = 1. This enables the HBISOINERRI interrupt.

- **HBISOFLUSHE: High Bandwidth Isochronous IN Flush Interrupt**

0: Cleared when the USBHS\_DEVEPTIDRx.HBISOFLUSHEC bit disables the HBISOFLUSHI interrupt.

1: Set when USBHS\_DEVEPTIERx.HBISOFLUSHES = 1. This enables the HBISOFLUSHI interrupt.

- **OVERFE: Overflow Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.OVERFEC = 1. This disables the Overflow interrupt (USBHS\_DEVEPTISRx.OVERFI).

1: Set when USBHS\_DEVEPTIERx.OVERFES = 1. This enables the Overflow interrupt (USBHS\_DEVEPTISRx.OVERFI).

- **CRCERRE: CRC Error Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.CRCERREC = 1. This disables the CRC Error interrupt (USBHS\_DEVEPTISRx.CRCERRI).

1: Set when USBHS\_DEVEPTIERx.CRCERRES = 1. This enables the CRC Error interrupt (USBHS\_DEVEPTISRx.CRCERRI).

- **SHORTPACKETE: Short Packet Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.SHORTPACKETEC = 1. This disables the Short Packet interrupt (USBHS\_DEVEPTISRx.SHORTPACKET).

1: Set when USBHS\_DEVEPTIERx.SHORTPACKETES = 1. This enables the Short Packet interrupt (USBHS\_DEVEPTISRx.SHORTPACKET).

If this bit is set for non-control IN endpoints, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of isochronous frame or a bulk or interrupt end of transfer, provided that the End of DMA Buffer Output Enable (END\_B\_EN) bit and the Automatic Switch (AUTOSW) bit = 1.

- **MDATAE: MData Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.MDATAEC = 1. This disables the Multiple DATA interrupt.

1: Set when the USBHS\_DEVEPTIERx.MDATAES = 1. This enables the Multiple DATA interrupt (see DTSEQ bits).

- **DATAxE: DataX Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.DATAxEC = 1. This disables the DATAX interrupt.

1: Set when the USBHS\_DEVEPTIERx.DATAXES = 1. This enables the DATAX interrupt (see DTSEQ bits).

- **ERRORTRANSE: Transaction Error Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.ERRORTRANSEC = 1. This disables the transaction error interrupt (USBHS\_DEVEPTISRx.ERRORTRANS).

1: Set when USBHS\_DEVEPTIERx.ERRORTRANSES = 1. This enables the transaction error interrupt (USBHS\_DEVEPTISRx.ERRORTRANS).

- **NBUSYBKE: Number of Busy Banks Interrupt**

0: Cleared when USBHS\_DEVEPTIDRx.NBUSYBKEC = 0. This disables the Number of Busy Banks interrupt (USBHS\_DEVEPTISRx.NBUSYBK).

1: Set when USBHS\_DEVEPTIERx.NBUSYBKES = 1. This enables the Number of Busy Banks interrupt (USBHS\_DEVEPTISRx.NBUSYBK).

- **KILLBK: Kill IN Bank**

0: Cleared when the bank is killed.

1: Set when `USBHS_DEVEPTIERx.KILLBKS = 1`. This kills the last written bank.

Caution: The bank is really cleared when the “kill packet” procedure is accepted by the USBHS core. This bit is automatically cleared after the end of the procedure:

The bank is really killed: `USBHS_DEVEPTISRx.NBUSYBK` is decremented.

The bank is not cleared but sent (IN transfer): `USBHS_DEVEPTISRx.NBUSYBK` is decremented.

The bank is not cleared because it was empty.

The user should wait for this bit to be cleared before trying to kill another packet.

This kill request is refused if at the same time an IN token is coming and the last bank is the current one being sent on the USB line. If at least two banks are ready to be sent, there is no problem to kill a packet even if an IN token is coming.

Indeed, in this case, the current bank is sent (IN transfer) while the last bank is killed.

- **FIFOCON: FIFO Control**

For control endpoints:

The FIFOCON and RWALL bits are irrelevant. Therefore, the software never uses them on these endpoints. When read, their value is always 0.

For IN endpoints:

0: Cleared (by writing a one to the `USBHS_DEVEPTIDRx.FIFOCONC` bit) to send the FIFO data and to switch to the next bank.

1: Set when the current bank is free, at the same time as `USBHS_DEVEPTISRx.TXINI`.

For OUT endpoints:

0: Cleared (by writing a one to the `USBHS_DEVEPTIDRx.FIFOCONC` bit) to free the current bank and to switch to the next bank.

1: Set when the current bank is full, at the same time as `USBHS_DEVEPTISRx.RXOUTI`.

- **EPDISHDMA: Endpoint Interrupts Disable HDMA Request**

This bit is set when `USBHS_DEVEPTIERx.EPDISHDMAS = 1`. This pauses the on-going DMA channel x transfer on any Endpoint x interrupt (`PEP_x`), whatever the state of the Endpoint x Interrupt Enable bit (`PEP_x`).

The user then has to acknowledge or to disable the interrupt source (e.g. `USBHS_DEVEPTISRx.RXOUTI`) or to clear the EPDISHDMA bit (by writing a one to the `USBHS_DEVEPTIDRx.EPDISHDMAC` bit) in order to complete the DMA transfer.

In Ping-pong mode, if the interrupt is associated to a new system-bank packet (e.g. Bank1) and the current DMA transfer is running on the previous packet (Bank0), then the previous-packet DMA transfer completes normally, but the new-packet DMA transfer does not start (not requested).

If the interrupt is not associated to a new system-bank packet (`USBHS_DEVEPTISRx.NAKINI`, `NAKOUTI`, etc.), then the request cancellation may occur at any time and may immediately pause the current DMA transfer.

This may be used for example to identify erroneous packets, to prevent them from being transferred into a buffer, to complete a DMA transfer by software after reception of a short packet, etc.

- **RSTDT: Reset Data Toggle**

This bit is set when `USBHS_DEVEPTIERx.RSTDTS = 1`. This clears the data toggle sequence, i.e., sets to Data0 the data toggle sequence of the next sent (IN endpoints) or received (OUT endpoints) packet.

This bit is cleared instantaneously.

The user does not have to wait for this bit to be cleared.



### 36.6.23 Device Endpoint x Disable Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTIDRx [x=0..9]

**Address:** 0x40038220

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	STALLRQC	–	NYETDISC	EPDISHDMAC
15	14	13	12	11	10	9	8
–	FIFOCONC	–	NBUSYBKEC	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETEC	STALLEDEC	OVERFEC	NAKINEC	NAKOUTEC	RXSTPEC	RXOUTEC	TXINEC

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621. For additional information, see “[Device Endpoint x Mask Register \(Control, Bulk, Interrupt Endpoints\)](#)” on page 635.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVEPTIMRx

- **TXINEC:** Transmitted IN Interrupt Clear
- **RXOUTEC:** Received OUT Data Interrupt Clear
- **RXSTPEC:** Received SETUP Interrupt Clear
- **NAKOUTEC:** NAKed OUT Interrupt Clear
- **NAKINEC:** NAKed IN Interrupt Clear
- **OVERFEC:** Overflow Interrupt Clear
- **STALLEDEC:** STALLED Interrupt Clear
- **SHORTPACKETEC:** Shortpacket Interrupt Clear
- **NBUSYBKEC:** Number of Busy Banks Interrupt Clear
- **FIFOCONC:** FIFO Control Clear
- **EPDISHDMAC:** Endpoint Interrupts Disable HDMA Request Clear
- **NYETDISC:** NYET Token Disable Clear
- **STALLRQC:** STALL Request Clear

### 36.6.24 Device Endpoint x Disable Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTIDRx [x=0..9] (ISOENPT)

**Address:** 0x40038220

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	EPDISHDMAC
15	14	13	12	11	10	9	8
–	FIFOCONC	–	NBUSYBKEC	–	ERRORTRANSEC	DATAxec	MDATEC
7	6	5	4	3	2	1	0
SHORT PACKETEC	CRCERREC	OVERFEC	HBISOFLUSHEC	HBISOINERREC	UNDERFEC	RXOUTEC	TXINEC

This register view is relevant only if EPTYPE = 0x1 in “Device Endpoint x Configuration Register” on page 621.

For additional information, see “Device Endpoint x Mask Register (Isochronous Endpoints)” on page 638.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVEPTIMRx

- **TXINEC:** Transmitted IN Interrupt Clear
- **RXOUTEC:** Received OUT Data Interrupt Clear
- **UNDERFEC:** Underflow Interrupt Clear
- **HBISOINERREC:** High Bandwidth Isochronous IN Error Interrupt Clear
- **HBISOFLUSHEC:** High Bandwidth Isochronous IN Flush Interrupt Clear
- **OVERFEC:** Overflow Interrupt Clear
- **CRCERREC:** CRC Error Interrupt Clear
- **SHORTPACKETEC:** Shortpacket Interrupt Clear
- **MDATEC:** MData Interrupt Clear
- **DATAxec:** DataX Interrupt Clear
- **ERRORTRANSEC:** Transaction Error Interrupt Clear
- **NBUSYBKEC:** Number of Busy Banks Interrupt Clear
- **FIFOCONC:** FIFO Control Clear
- **EPDISHDMAC:** Endpoint Interrupts Disable HDMA Request Clear

### 36.6.25 Device Endpoint x Enable Register (Control, Bulk, Interrupt Endpoints)

**Name:** USBHS\_DEVEPTIERx [x=0..9]

**Address:** 0x400381F0

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	STALLRQS	RSTDTS	NYETDISS	EPDISHDMAS
15	14	13	12	11	10	9	8
–	FIFOCONS	KILLBKS	NBUSYBKES	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETES	STALLEDES	OVERFES	NAKINES	NAKOUTES	RXSTPES	RXOUTES	TXINES

This register view is relevant only if EPTYPE = 0x0, 0x2 or 0x3 in “[Device Endpoint x Configuration Register](#)” on page 621. For additional information, see “[Device Endpoint x Mask Register \(Control, Bulk, Interrupt Endpoints\)](#)” on page 635.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_DEVEPTIMRx

- **TXINES:** Transmitted IN Data Interrupt Enable
- **RXOUTES:** Received OUT Data Interrupt Enable
- **RXSTPES:** Received SETUP Interrupt Enable
- **NAKOUTES:** NAKed OUT Interrupt Enable
- **NAKINES:** NAKed IN Interrupt Enable
- **OVERFES:** Overflow Interrupt Enable
- **STALLEDES:** STALLed Interrupt Enable
- **SHORTPACKETES:** Short Packet Interrupt Enable
- **NBUSYBKES:** Number of Busy Banks Interrupt Enable
- **KILLBKS:** Kill IN Bank
- **FIFOCONS:** FIFO Control
- **EPDISHDMAS:** Endpoint Interrupts Disable HDMA Request Enable
- **NYETDISS:** NYET Token Disable Enable
- **RSTDTS:** Reset Data Toggle Enable
- **STALLRQS:** STALL Request Enable

### 36.6.26 Device Endpoint x Enable Register (Isochronous Endpoints)

**Name:** USBHS\_DEVEPTIERx [x=0..9] (ISOENPT)

**Address:** 0x400381F0

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	STALLRQS	RSTDTS	–	EPDISHDMAS
15	14	13	12	11	10	9	8
–	FIFOCONS	KILLBKS	NBUSYBKES	–	ERRORTRANSES	DATAxes	MDATAES
7	6	5	4	3	2	1	0
SHORT PACKETES	CRCERRES	OVERFES	HBISOFLUSHES	HBISOINERRES	UNDERFES	RXOUTES	TXINES

This register view is relevant only if EPTYPE = 0x1 in “Device Endpoint x Configuration Register” on page 621.

For additional information, see “Device Endpoint x Mask Register (Isochronous Endpoints)” on page 638.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_DEVEPTIMRx

- **TXINES:** Transmitted IN Data Interrupt Enable
- **RXOUTES:** Received OUT Data Interrupt Enable
- **UNDERFES:** Underflow Interrupt Enable
- **HBISOINERRES:** High Bandwidth Isochronous IN Error Interrupt Enable
- **HBISOFLUSHES:** High Bandwidth Isochronous IN Flush Interrupt Enable
- **OVERFES:** Overflow Interrupt Enable
- **CRCERRES:** CRC Error Interrupt Enable
- **SHORTPACKETES:** Short Packet Interrupt Enable
- **MDATAES:** MData Interrupt Enable
- **DATAxes:** DataX Interrupt Enable
- **ERRORTRANSES:** Transaction Error Interrupt Enable
- **NBUSYBKES:** Number of Busy Banks Interrupt Enable
- **KILLBKS:** Kill IN Bank
- **FIFOCONS:** FIFO Control
- **EPDISHDMAS:** Endpoint Interrupts Disable HDMA Request Enable

- **RSTDTS: Reset Data Toggle Enable**
- **STALLRQS: STALL Request Enable**

### 36.6.27 Device DMA Channel x Next Descriptor Address Register

**Name:** USBHS\_DEVDMANXTDSCx [x=1..7]

**Address:** 0x40038310 [1], 0x40038320 [2], 0x40038330 [3], 0x40038340 [4], 0x40038350 [5], 0x40038360 [6], 0x40038370 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
NXT_DSC_ADD							
23	22	21	20	19	18	17	16
NXT_DSC_ADD							
15	14	13	12	11	10	9	8
NXT_DSC_ADD							
7	6	5	4	3	2	1	0
NXT_DSC_ADD							

- **NXT\_DSC\_ADD: Next Descriptor Address**

This field points to the next channel descriptor to be processed. This channel descriptor must be aligned, so bits 0 to 3 of the address must be equal to zero.

### 36.6.28 Device DMA Channel x Address Register

**Name:** USBHS\_DEVDMAADDRESSx [x=1..7]

**Address:** 0x40038314 [1], 0x40038324 [2], 0x40038334 [3], 0x40038344 [4], 0x40038354 [5], 0x40038364 [6], 0x40038374 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_ADD							
23	22	21	20	19	18	17	16
BUFF_ADD							
15	14	13	12	11	10	9	8
BUFF_ADD							
7	6	5	4	3	2	1	0
BUFF_ADD							

- **BUFF\_ADD: Buffer Address**

This field determines the AHB bus starting address of a DMA channel transfer.

Channel start and end addresses may be aligned on any byte boundary.

The firmware can write this field only when the USBHS\_DEVDMASTATUS.CHANN\_ENB bit is clear.

This field is updated at the end of the address phase of the current access to the AHB bus. It is incremented by the access byte width. The access width is 4 bytes (or less) at packet start or end, if the start or end address is not aligned on a word boundary.

The packet start address is either the channel start address or the next channel address to be accessed in the channel buffer. The packet end address is either the channel end address or the latest channel address accessed in the channel buffer.

The channel start address is written by software or loaded from the descriptor. The channel end address is either determined by the end of buffer or the USB device, or by the USB end of transfer if the USBHS\_DEVDMACONTROLx.END\_TR\_EN bit is set.

### 36.6.29 Device DMA Channel x Control Register

**Name:** USBHS\_DEVDMACONTROLx [x=1..7]

**Address:** 0x40038318 [1], 0x40038328 [2], 0x40038338 [3], 0x40038348 [4], 0x40038358 [5], 0x40038368 [6], 0x40038378 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_LENGTH							
23	22	21	20	19	18	17	16
BUFF_LENGTH							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
BURST_LCK	DESC_LD_IT	END_BUFFIT	END_TR_IT	END_B_EN	END_TR_EN	LDNXT_DSC	CHANN_ENB

#### • CHANN\_ENB: Channel Enable Command

0: The DMA channel is disabled at end of transfer and no transfer occurs upon request. This bit is also cleared by hardware when the channel source bus is disabled at end of buffer.

If the LDNXT\_DSC bit has been cleared by descriptor loading, the firmware must set the corresponding CHANN\_ENB bit to start the described transfer, if needed.

If the LDNXT\_DSC bit is cleared, the channel is frozen and the channel registers may then be read and/or written reliably as soon as both USBHS\_DEVDMASSTATUS.CHANN\_ENB and CHANN\_ACT flags read as 0.

If a channel request is currently serviced when this bit is cleared, the DMA FIFO buffer is drained until it is empty, then the USBHS\_DEVDMASSTATUS.CHANN\_ENB bit is cleared.

If the LDNXT\_DSC bit is set at or after this bit clearing, then the currently loaded descriptor is skipped (no data transfer occurs) and the next descriptor is immediately loaded.

1: The USBHS\_DEVDMASSTATUS.CHANN\_ENB bit is set, thus enabling the DMA channel data transfer. Then, any pending request starts the transfer. This may be used to start or resume any requested transfer.

#### • LDNXT\_DSC: Load Next Channel Transfer Descriptor Enable Command

0: No channel register is loaded after the end of the channel transfer.

1: The channel controller loads the next descriptor after the end of the current transfer, i.e., when the USBHS\_DEVDMASSTATUS.CHANN\_ENB bit is reset.

If the CHANN\_ENB bit is cleared, the next descriptor is immediately loaded upon transfer request.

DMA Channel Control Command Summary:

Value LDNXT_DSC	Value CHANN_ENB	Name	Description
0	0	STOP_NOW	Stop now
0	1	RUN_AND_STOP	Run and stop at end of buffer
1	0	LOAD_NEXT_DESC	Load next descriptor now
1	1	RUN_AND_LINK	Run and link at end of buffer



- **END\_TR\_EN: End of Transfer Enable Control (OUT transfers only)**

0: The USB end of transfer is ignored.

1: The USBHS device can put an end to the current buffer transfer.

When set, a BULK or INTERRUPT short packet or the last packet of an ISOCHRONOUS (micro) frame (DATAx) closes the current buffer and the USBHS\_DEVDMASTATUSx.END\_TR\_ST flag is raised.

This is intended for a USBHS non-prenegotiated end of transfer (BULK or INTERRUPT) or ISOCHRONOUS microframe data buffer closure.

- **END\_B\_EN: End of Buffer Enable Control**

0: DMA Buffer End has no impact on USB packet transfer.

1: The endpoint can validate the packet (according to the values programmed in the USBHS\_DEVEPTCFGx.AUTOSW and USBHS\_DEVEPTIERx.SHORTPACKETES fields) at DMA Buffer End, i.e., when USBHS\_DEVDMASTATUS.BUFF\_COUNT reaches 0.

This is mainly for short packet IN validations initiated by the DMA reaching end of buffer, but can be used for OUT packet truncation (discarding of unwanted packet data) at the end of DMA buffer.

- **END\_TR\_IT: End of Transfer Interrupt Enable**

0: USBHS device-initiated buffer transfer completion does not trigger any interrupt at USBHS\_DEVDMASTATUSx.END\_TR\_ST rising.

1: An interrupt is sent after the buffer transfer is complete, if the USBHS device has ended the buffer transfer.

Use when the receive size is unknown.

- **END\_BUFFERIT: End of Buffer Interrupt Enable**

0: USBHS\_DEVDMA\_STATUSx.END\_BF\_ST rising does not trigger any interrupt.

1: An interrupt is generated when USBHS\_HSTDMASTATUSx.BUFF\_COUNT reaches zero.

- **DESC\_LD\_IT: Descriptor Loaded Interrupt Enable**

0: USBHS\_DEVDMASTATUSx.DESC\_LDST rising does not trigger any interrupt.

1: An interrupt is generated when a descriptor has been loaded from the bus.

- **BURST\_LCK: Burst Lock Enable**

0: The DMA never locks bus access.

1: USB packets AHB data bursts are locked for maximum optimization of the bus bandwidth usage and maximization of fly-by AHB burst duration.

- **BUFF\_LENGTH: Buffer Byte Length (Write-only)**

This field determines the number of bytes to be transferred until end of buffer. The maximum channel transfer size (32 KBytes) is reached when this field is 0 (default value). If the transfer size is unknown, this field should be set to 0, but the transfer end may occur earlier under USB device control.

When this field is written, the USBHS\_DEVDMASTATUSx.BUFF\_COUNT field is updated with the write value.

Notes:

1. Bits [31:2] are only writable when issuing a channel Control Command other than "Stop Now".
2. For reliability, it is highly recommended to wait for both the USBHS\_DEVDMASTATUSx.CHAN\_ACT and the USBHS\_DEVDMASTATUSx.CHAN\_ENB flags to be at 0, thus ensuring the channel has been stopped before issuing a command other than "Stop Now".

### 36.6.30 Device DMA Channel x Status Register

**Name:** USBHS\_DEVDMASTATUSx [x=1..7]

**Address:** 0x4003831C [1], 0x4003832C [2], 0x4003833C [3], 0x4003834C [4], 0x4003835C [5], 0x4003836C [6], 0x4003837C [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_COUNT							
23	22	21	20	19	18	17	16
BUFF_COUNT							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	DESC_LDST	END_BF_ST	END_TR_ST	–	–	CHANN_ACT	CHANN_ENB

- **CHANN\_ENB: Channel Enable Status**

0: If cleared, the DMA channel no longer transfers data, and may load the next descriptor if the USBHS\_DEVDMACONTROLx.LDNXT\_DSC bit is set.

When any transfer is ended either due to an elapsed byte count or to completion of a USBHS device-initiated transfer, this bit is automatically reset.

1: If set, the DMA channel is currently enabled and transfers data upon request.

This bit is normally set or cleared by writing into the USBHS\_DEVDMACONTROLx.CHANN\_ENB bit field either by software or descriptor loading.

If a channel request is currently serviced when the USBHS\_DEVDMACONTROLx.CHANN\_ENB bit is cleared, the DMA FIFO buffer is drained until it is empty, then this status bit is cleared.

- **CHANN\_ACT: Channel Active Status**

0: The DMA channel is no longer trying to source the packet data.

When a packet transfer is ended, this bit is automatically reset.

1: The DMA channel is currently trying to source packet data, i.e., selected as the highest-priority requesting channel.

When a packet transfer cannot be completed due to an END\_BF\_ST, this flag stays set during the next channel descriptor load (if any) and potentially until completion of a USBHS packet transfer, if allowed by the new descriptor.

- **END\_TR\_ST: End of Channel Transfer Status**

0: Cleared automatically when read by software.

1: Set by hardware when the last packet transfer is complete, if the USBHS device has ended the transfer.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

- **END\_BF\_ST: End of Channel Buffer Status**

0: Cleared automatically when read by software.

1: Set by hardware when the BUFF\_COUNT count-down reaches zero.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

- **DESC\_LDST: Descriptor Loaded Status**

0: Cleared automatically when read by software.

1: Set by hardware when a descriptor has been loaded from the system bus.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

- **BUFF\_COUNT: Buffer Byte Count**

This field determines the current number of bytes still to be transferred for this buffer.

This field is decremented from the AHB source bus access byte width at the end of this bus address phase.

The access byte width is 4 by default, or less, at DMA start or end, if the start or end address is not aligned on a word boundary.

At the end of buffer, the DMA accesses the USBHS device only for the number of bytes needed to complete it.

Note: For OUT endpoints, if the receive buffer byte length (BUFF\_LENGTH) has been defaulted to zero because the USB transfer length is unknown, the actual buffer byte length received is  $0x10000 - \text{BUFF\_COUNT}$ .

### 36.6.31 Host General Control Register

**Name:** USBHS\_HSTCTRL

**Address:** 0x40038400

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	SPDCONF		–	RESUME	RESET	SOFE
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

- **SOFE: Start of Frame Generation Enable**

0: Disables the SOF generation and leaves the USB bus in idle state.

1: Generates SOF on the USB bus in Full- or High-speed mode and sends “keep alive” signals in Low-speed mode.

This bit is set when a USB reset is requested or an upstream resume interrupt is detected (USBHS\_HSTISR.TXRSMI).

- **RESET: Send USB Reset**

0: No effect.

1: Generates a USB Reset on the USB bus.

This bit is cleared when the USB Reset has been sent.

It may be useful to write a zero to this bit when a device disconnection is detected (USBHS\_HSTISR.DDISCI = 1) whereas a USB Reset is being sent.

- **RESUME: Send USB Resume**

0: No effect.

1: Generates a USB Resume on the USB bus.

This bit is cleared when the USB Resume has been sent or when a USB reset is requested.

This bit should be written to one only when the start of frame generation is enabled (SOFE = 1).

- **SPDCONF: Mode Configuration**

This field contains the host speed capability:.

Value	Name	Description
0	NORMAL	The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable.
1	LOW_POWER	For a better consumption, if high speed is not needed.

### 36.6.32 Host Global Interrupt Status Register

**Name:** USBHS\_HSTISR

**Address:** 0x40038404

**Access:** Read-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	PEP_11	PEP_10	PEP_9	PEP_8
15	14	13	12	11	10	9	8
PEP_7	PEP_6	PEP_5	PEP_4	PEP_3	PEP_2	PEP_1	PEP_0
7	6	5	4	3	2	1	0
–	HWUPI	HSOFI	RXRSMI	RSMEDI	RSTI	DDISCI	DCONNI

- **DCONNI: Device Connection Interrupt**

0: Cleared when USBHS\_HSTICR.DCONNIC = 1.

1: Set when a new device has been connected to the USB bus.

- **DDISCI: Device Disconnection Interrupt**

0: Cleared when USBHS\_HSTICR.DDISCIC = 1.

1: Set when the device has been removed from the USB bus.

- **RSTI: USB Reset Sent Interrupt**

0: Cleared when USBHS\_HSTICR.RSTIC = 1.

1: Set when a USB Reset has been sent to the device.

- **RSMEDI: Downstream Resume Sent Interrupt**

0: Cleared when USBHS\_HSTICR.RSMEDIC = 1.

1: Set when a Downstream Resume has been sent to the device.

- **RXRSMI: Upstream Resume Received Interrupt**

0: Cleared when USBHS\_HSTICR.RXRSMIC = 1.

1: Set when an Upstream Resume has been received from the device.

- **HSOFI: Host Start of Frame Interrupt**

0: Cleared when USBHS\_HSTICR.HSOFIC = 1.

1: Set when a SOF is issued by the host controller. This triggers a USB interrupt when HSOFE = 1. When using the host controller in Low-speed mode, this bit is also set when a keep-alive is sent.

- **HWUPI: Host Wake-Up Interrupt**

This bit is set when the host controller is in Suspend mode (SOFE = 0) and an upstream resume from the peripheral is detected.

This bit is set when the host controller is in Suspend mode (SOFE = 0) and a peripheral disconnection is detected.

This interrupt is generated even if the clock is frozen by the USBHS\_CTRL.FRZCLK bit.

- **PEP\_x: Pipe x Interrupt**

0: Cleared when the interrupt source is served.

1: Set when an interrupt is triggered by pipe x (USBHS\_HSTPIISR<sub>x</sub>). This triggers a USB interrupt if the corresponding bit in USBHS\_HSTIMR = 1.

- **DMA\_x: DMA Channel x Interrupt**

0: Cleared when the USBHS\_HSTDMASTATUS<sub>x</sub> interrupt source is cleared.

1: Set when an interrupt is triggered by the DMA channel x. This triggers a USB interrupt if the corresponding bit in USBHS\_HSTIMR = 1.

### 36.6.33 Host Global Interrupt Clear Register

**Name:** USBHS\_HSTICR

**Address:** 0x40038408

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	HWUPIC	HSOFIC	RXRSMIC	RSMEDIC	RSTIC	DDISCIC	DCONNIC

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTISR

- **DCONNIC: Device Connection Interrupt Clear**
- **DDISCIC: Device Disconnection Interrupt Clear**
- **RSTIC: USB Reset Sent Interrupt Clear**
- **RSMEDIC: Downstream Resume Sent Interrupt Clear**
- **RXRSMIC: Upstream Resume Received Interrupt Clear**
- **HSOFIC: Host Start of Frame Interrupt Clear**
- **HWUPIC: Host Wake-Up Interrupt Clear**

### 36.6.34 Host Global Interrupt Set Register

**Name:** USBHS\_HSTIFR

**Address:** 0x4003840C

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	HWUPIS	HSOFIS	RXRSMIS	RSMEDIS	RSTIS	DDISCIS	DCONNIS

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTISR, which may be useful for test or debug purposes.

- **DCONNIS: Device Connection Interrupt Set**
- **DDISCIS: Device Disconnection Interrupt Set**
- **RSTIS: USB Reset Sent Interrupt Set**
- **RSMEDIS: Downstream Resume Sent Interrupt Set**
- **RXRSMIS: Upstream Resume Received Interrupt Set**
- **HSOFIS: Host Start of Frame Interrupt Set**
- **HWUPIS: Host Wake-Up Interrupt Set**
- **DMA\_x: DMA Channel x Interrupt Set**



### 36.6.35 Host Global Interrupt Mask Register

**Name:** USBHS\_HSTIMR

**Address:** 0x40038410

**Access:** Read-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	PEP_11	PEP_10	PEP_9	PEP_8
15	14	13	12	11	10	9	8
PEP_7	PEP_6	PEP_5	PEP_4	PEP_3	PEP_2	PEP_1	PEP_0
7	6	5	4	3	2	1	0
–	HWUPIE	HSOFIE	RXRSMIE	RSMEDIE	RSTIE	DDISCIE	DCONNIE

- **DCONNIE: Device Connection Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.DCONNIEC = 1. This disables the Device Connection interrupt (USBHS\_HSTISR.DCONNI).

1: Set when USBHS\_HSTIER.DCONNIES = 1. This enables the Device Connection interrupt (USBHS\_HSTISR.DCONNI).

- **DDISCIE: Device Disconnection Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.DDISCIEC = 1. This disables the Device Disconnection interrupt (USBHS\_HSTISR.DDISCI).

1: Set when USBHS\_HSTIER.DDISCIES = 1. This enables the Device Disconnection interrupt (USBHS\_HSTISR.DDISCI).

- **RSTIE: USB Reset Sent Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.RSTIEC = 1. This disables the USB Reset Sent interrupt (USBHS\_HSTISR.RSTI).

1: Set when USBHS\_HSTIER.RSTIES = 1. This enables the USB Reset Sent interrupt (USBHS\_HSTISR.RSTI).

- **RSMEDIE: Downstream Resume Sent Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.RSMEDIEC = 1. This disables the Downstream Resume interrupt (USBHS\_HSTISR.RSMEDI).

1: Set when USBHS\_HSTIER.RSMEDIES = 1. This enables the Downstream Resume interrupt (USBHS\_HSTISR.RSMEDI).

- **RXRSMIE: Upstream Resume Received Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.RXRSMIEC = 1. This disables the Downstream Resume interrupt (USBHS\_HSTISR.RXRSMI).

1: Set when USBHS\_HSTIER.RXRSMIES = 1. This enables the Upstream Resume Received interrupt (USBHS\_HSTISR.RXRSMI).

- **HSOFIE: Host Start of Frame Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.HSOFIEC = 1. This disables the Host Start of Frame interrupt (USBHS\_HSTISR.HSOFI).

1: Set when USBHS\_HSTIER.HSOFIES = 1. This enables the Host Start of Frame interrupt (USBHS\_HSTISR.HSOFI).

- **HWUPIE: Host Wake-Up Interrupt Enable**

0: Cleared when USBHS\_HSTIDR.HWUPIEC = 1. This disables the Host Wake-up Interrupt (USBHS\_HSTISR.HWUPI).

1: Set when USBHS\_HSTIER.HWUPIES = 1. This enables the Host Wake-up Interrupt (USBHS\_HSTISR.HWUPI).

- **PEP\_x: Pipe x Interrupt Enable**

0: Cleared when PEP\_x = 1. This disables the Pipe x Interrupt (PEP\_x).

1: Set when the corresponding bit in USBHS\_HSTIER = 1. This enables the Pipe x Interrupt (USBHS\_HSTISR.PEP\_x).

- **DMA\_x: DMA Channel x Interrupt Enable**

0: Cleared when the corresponding bit in USBHS\_HSTIDR = 1. This disables the DMA Channel x Interrupt (USBHS\_HSTISR.DMA\_x).

1: Set when the corresponding bit in USBHS\_HSTIER = 1. This enables the DMA Channel x Interrupt (USBHS\_HSTISR.DMA\_x).

### 36.6.36 Host Global Interrupt Disable Register

**Name:** USBHS\_HSTIDR

**Address:** 0x40038414

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	PEP_11	PEP_10	PEP_9	PEP_8
15	14	13	12	11	10	9	8
PEP_7	PEP_6	PEP_5	PEP_4	PEP_3	PEP_2	PEP_1	PEP_0
7	6	5	4	3	2	1	0
–	HWUPIEC	HSOFIEC	RXRSMIEC	RSMEDIEC	RSTIEC	DDISCIEC	DCONNIEC

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTIMR

- **DCONNIEC: Device Connection Interrupt Disable**
- **DDISCIEC: Device Disconnection Interrupt Disable**
- **RSTIEC: USB Reset Sent Interrupt Disable**
- **RSMEDIEC: Downstream Resume Sent Interrupt Disable**
- **RXRSMIEC: Upstream Resume Received Interrupt Disable**
- **HSOFIEC: Host Start of Frame Interrupt Disable**
- **HWUPIEC: Host Wake-Up Interrupt Disable**
- **PEP\_x: Pipe x Interrupt Disable**
- **DMA\_x: DMA Channel x Interrupt Disable**

### 36.6.37 Host Global Interrupt Enable Register

**Name:** USBHS\_HSTIER

**Address:** 0x40038418

**Access:** Write-only

31	30	29	28	27	26	25	24
DMA_7	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	–
23	22	21	20	19	18	17	16
–	–	–	–	PEP_11	PEP_10	PEP_9	PEP_8
15	14	13	12	11	10	9	8
PEP_7	PEP_6	PEP_5	PEP_4	PEP_3	PEP_2	PEP_1	PEP_0
7	6	5	4	3	2	1	0
–	HWUPIES	HSOFIES	RXRSMIES	RSMEDIES	RSTIES	DDISCIES	DCONNIES

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTISR

- **DCONNIES: Device Connection Interrupt Enable**
- **DDISCIES: Device Disconnection Interrupt Enable**
- **RSTIES: USB Reset Sent Interrupt Enable**
- **RSMEDIES: Downstream Resume Sent Interrupt Enable**
- **RXRSMIES: Upstream Resume Received Interrupt Enable**
- **HSOFIES: Host Start of Frame Interrupt Enable**
- **HWUPIES: Host Wake-Up Interrupt Enable**
- **PEP\_x: Pipe x Interrupt Enable**
- **DMA\_x: DMA Channel x Interrupt Enable**

### 36.6.38 Host Frame Number Register

**Name:** USBHS\_HSTFNUM

**Address:** 0x40038420

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
FLENHIGH								
15	14	13	12	11	10	9	8	
–	–	FNUM						–
7	6	5	4	3	2	1	0	
FNUM					MFNUM			

- **MFNUM: Micro Frame Number**

This field contains the current microframe number (can vary from 0 to 7), updated every 125  $\mu$ s.

When operating in Full-speed mode, this field is tied to zero.

- **FNUM: Frame Number**

This field contains the current SOF number.

This field can be written. In this case, the MFNUM field is reset to zero.

- **FLENHIGH: Frame Length**

In High-speed mode, this field contains the 8 high-order bits of the 16-bit internal frame counter (at 30 MHz, the counter length is 3750 to ensure a SOF generation every 125  $\mu$ s).

### 36.6.39 Host Address 1 Register

**Name:** USBHS\_HSTADDR1

**Address:** 0x40038424

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	HSTADDRP3						
23	22	21	20	19	18	17	16
–	HSTADDRP2						
15	14	13	12	11	10	9	8
–	HSTADDRP1						
7	6	5	4	3	2	1	0
–	HSTADDRP0						

- **HSTADDRP0: USB Host Address**

This field contains the address of the Pipe0 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP1: USB Host Address**

This field contains the address of the Pipe1 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP2: USB Host Address**

This field contains the address of the Pipe2 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP3: USB Host Address**

This field contains the address of the Pipe3 of the USB device.

This field is cleared when a USB reset is requested.

### 36.6.40 Host Address 2 Register

**Name:** USBHS\_HSTADDR2

**Address:** 0x40038428

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	HSTADDRP7						
23	22	21	20	19	18	17	16
–	HSTADDRP6						
15	14	13	12	11	10	9	8
–	HSTADDRP5						
7	6	5	4	3	2	1	0
–	HSTADDRP4						

- **HSTADDRP4: USB Host Address**

This field contains the address of the Pipe4 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP5: USB Host Address**

This field contains the address of the Pipe5 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP6: USB Host Address**

This field contains the address of the Pipe6 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP7: USB Host Address**

This field contains the address of the Pipe7 of the USB device.

This field is cleared when a USB reset is requested.

### 36.6.41 Host Address 3 Register

**Name:** USBHS\_HSTADDR3

**Address:** 0x4003842C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	HSTADDRP9						
7	6	5	4	3	2	1	0
–	HSTADDRP8						

- **HSTADDRP8: USB Host Address**

This field contains the address of the Pipe8 of the USB device.

This field is cleared when a USB reset is requested.

- **HSTADDRP9: USB Host Address**

This field contains the address of the Pipe9 of the USB device.

This field is cleared when a USB reset is requested.



### 36.6.42 Host Pipe Register

**Name:** USBHS\_HSTPIP

**Address:** 0x4003841C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	PRST8
23	22	21	20	19	18	17	16
PRST7	PRST6	PRST5	PRST4	PRST3	PRST2	PRST1	PRST0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	PEN8
7	6	5	4	3	2	1	0
PEN7	PEN6	PEN5	PEN4	PEN3	PEN2	PEN1	PEN0

- **PENx: Pipe x Enable**

0: Disables Pipe x, which forces the Pipe x state to inactive and resets the pipe x registers (USBHS\_HSTPIPCFGx, USBHS\_HSTPIPIISRx, USBHS\_HSTPIPIMRx), but not the pipe configuration (USBHS\_HSTPIPCFGx.ALLOC, USBHS\_HSTPIPCFGx.PBK, USBHS\_HSTPIPCFGx.PSIZE).

1: Enables Pipe x.

- **PRSTx: Pipe x Reset**

0: Completes the reset operation and allows to start using the FIFO.

1: Resets the Pipe x FIFO. This resets the pipe x registers (USBHS\_HSTPIPCFGx, USBHS\_HSTPIPIISRx, USBHS\_HSTPIPIMRx), but not the pipe configuration (ALLOC, PBK, PSIZE, PTOKEN, PTYPE, PEPNUM, INTFRQ). The whole pipe mechanism (FIFO counter, reception, transmission, etc.) is reset, apart from the Data Toggle management. The pipe configuration remains active and the pipe is still enabled.

### 36.6.43 Host Pipe x Configuration Register

**Name:** USBHS\_HSTPIPCFGx [x=0..9]

**Address:** 0x40038500

**Access:** Read/Write

31	30	29	28	27	26	25	24
INTFRQ							
23	22	21	20	19	18	17	16
PEPNUM							
15	14	13	12	11	10	9	8
PTYPE		AUTOSW		PTOKEN			
7	6	5	4	3	2	1	0
PSIZE			PBK		ALLOC		–

For High-speed Bulk-out Pipe, see “[Host Pipe x Configuration Register \(High-speed Bulk-out or High-speed Control Pipe\)](#)” on page 669.

- **ALLOC: Pipe Memory Allocate**

0: Frees the pipe memory.

1: Allocates the pipe memory.

This bit is cleared when a USB Reset is requested.

Refer to [Section 36.5.1.5 “DPRAM Management”](#) for more details.

- **PBK: Pipe Banks**

This field contains the number of banks for the pipe.

Value	Name	Description
0	1_BANK	Single-bank pipe
1	2_BANK	Double-bank pipe
2	3_BANK	Triple-bank pipe
3	–	Reserved

For control pipes, a single-bank pipe (0b00) should be selected.

This field is cleared upon sending a USB reset.

- **PSIZE: Pipe Size**

This field contains the size of each pipe bank.

Value	Name	Description
0	8_BYTE	8 bytes
1	16_BYTE	16 bytes
2	32_BYTE	32 bytes
3	64_BYTE	64 bytes
4	128_BYTE	128 bytes
5	256_BYTE	256 bytes
6	512_BYTE	512 bytes
7	1024_BYTE	1024 bytes

This field is cleared upon sending a USB reset.

- **PTOKEN: Pipe Token**

This field contains the pipe token.

Value	Name	Description
0	SETUP	SETUP
1	IN	IN
2	OUT	OUT
3	–	Reserved

- **AUTOSW: Automatic Switch**

This bit is cleared upon sending a USB reset.

0: The automatic bank switching is disabled.

1: The automatic bank switching is enabled.

- **PTYPE: Pipe Type**

This field contains the pipe type.

Value	Name	Description
0	CTRL	Control
1	ISO	Isochronous
2	BLK	Bulk
3	INTRPT	Interrupt

This field is cleared upon sending a USB reset.

- **PEPNUM: Pipe Endpoint Number**

This field contains the number of the endpoint targeted by the pipe. This value is from 0 to 10.

This field is cleared upon sending a USB reset.

- **INTFRQ: Pipe Interrupt Request Frequency**

This field contains the maximum value in milliseconds of the polling period for an Interrupt Pipe.

This value has no effect for a non-Interrupt Pipe.

This field is cleared upon sending a USB reset.

### 36.6.44 Host Pipe x Configuration Register (High-speed Bulk-out or High-speed Control Pipe)

**Name:** USBHS\_HSTPIPCFGx [x=0..9] (HSBOHSCP)

**Address:** 0x40038500

**Access:** Read/Write

31	30	29	28	27	26	25	24
BINTERVAL							
23	22	21	20	19	18	17	16
–	–	–	PINGEN	PEPNUM			
15	14	13	12	11	10	9	8
–	–	PTYPE		–	AUTOSW	PTOKEN	
7	6	5	4	3	2	1	0
–	PSIZE			PBK		ALLOC	–

This configuration is relevant only if PTYPE = 0x0 or 0x2 in “Host Pipe x Configuration Register” on page 666.

- **ALLOC: Pipe Memory Allocate**

0: Frees the pipe memory

1: Allocates the pipe memory

This bit is cleared when a USB Reset is requested.

Refer to [Section 36.5.1.5 “DPRAM Management”](#) for more details.

- **PBK: Pipe Banks**

This field contains the number of banks for the pipe.

Value	Name	Description
0	1_BANK	Single-bank pipe
1	2_BANK	Double-bank pipe
2	3_BANK	Triple-bank pipe
3	–	Reserved

For control pipes, a single-bank pipe (0b00) should be selected.

This field is cleared upon sending a USB reset.

- **PSIZE: Pipe Size**

This field contains the size of each pipe bank.

Value	Name	Description
0	8_BYTE	8 bytes
1	16_BYTE	16 bytes
2	32_BYTE	32 bytes
3	64_BYTE	64 bytes
4	128_BYTE	128 bytes
5	256_BYTE	256 bytes
6	512_BYTE	512 bytes
7	1024_BYTE	1024 bytes

This field is cleared upon sending a USB reset.

- **PTOKEN: Pipe Token**

This field contains the pipe token.

Value	Name	Description
0	SETUP	SETUP
1	IN	IN
2	OUT	OUT
3	–	Reserved

- **AUTOSW: Automatic Switch**

This bit is cleared upon sending a USB reset.

0: The automatic bank switching is disabled.

1: The automatic bank switching is enabled.

- **PTYPE: Pipe Type**

This field contains the pipe type.

Value	Name	Description
0	CTRL	Control
1	–	Reserved
2	BLK	Bulk
3	–	Reserved

This field is cleared upon sending a USB reset.

- **PEPNUM: Pipe Endpoint Number**

This field contains the number of the endpoint targeted by the pipe. This value is from 0 to 10.

This field is cleared upon sending a USB reset.

- **PINGEN: Ping Enable**

This bit is relevant for High-speed Bulk-out transaction only (including the control data stage and the control status stage).

0: Disables the ping protocol.

1: Enables the ping mechanism according to the USB 2.0 Standard.

This bit is cleared upon sending a USB reset.

- **BINTERVAL: Binterval Parameter for the Bulk-Out/Ping Transaction**

This field contains the Ping/Bulk-out period.

- If  $BINTERVAL > 0$  and  $PINGEN = 1$ , one PING token is sent every BINTERVAL microframe until it is ACKed by the peripheral.
- If  $BINTERVAL = 0$  and  $PINGEN = 1$ , multiple consecutive PING tokens are sent in the same microframe until they are ACKed.
- If  $BINTERVAL > 0$  and  $PINGEN = 0$ , one OUT token is sent every BINTERVAL microframe until it is ACKed by the peripheral.
- If  $BINTERVAL = 0$  and  $PINGEN = 0$ , multiple consecutive OUT tokens are sent in the same microframe until they are ACKed.

This value must be in the range from 0 to 255.

### 36.6.45 Host Pipe x Status Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPISRx [x=0..9]

**Address:** 0x40038530

**Access:** Read-only

31	30	29	28	27	26	25	24
–	PBYCT						
23	22	21	20	19	18	17	16
PBYCT			–	CFGOK	–	RWALL	
15	14	13	12	11	10	9	8
CURRBK		NBUSYBK		–	–	DTSEQ	
7	6	5	4	3	2	1	0
SHORTPACKETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	TXSTPI	TXOUTI	RXINI

This register view is relevant only if PTYPE = 0x0 or 0x2 in “Host Pipe x Configuration Register” on page 666.

- **RXINI: Received IN Data Interrupt**

0: Cleared when USBHS\_HSTPIPICR.RXINIC = 1.

1: Set when a new USB message is stored in the current bank of the pipe. This triggers an interrupt if USBHS\_HSTPIPIMR.RXINE = 1.

- **TXOUTI: Transmitted OUT Data Interrupt**

0: Cleared when USBHS\_HSTPIPICR.TXOUTIC = 1.

1: Set when the current OUT bank is free and can be filled. This triggers an interrupt if USBHS\_HSTPIPIMR.TXOUTE = 1.

- **TXSTPI: Transmitted SETUP Interrupt**

0: Cleared when USBHS\_HSTPIPICR.TXSTPIC = 1.

1: Set, for control pipes, when the current SETUP bank is free and can be filled. This triggers an interrupt if USBHS\_HSTPIPIMR.TXSTPE = 1.

- **PERRI: Pipe Error Interrupt**

0: Cleared when the error source bit is cleared.

1: Set when an error occurs on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.PERRE bit is set. Refer to the USBHS\_HSTPIPIERRx register to determine the source of the error.

- **NAKEDI: NAKed Interrupt**

0: Cleared when USBHS\_HSTPIPICR.NAKEDIC = 1.

1: Set when a NAK has been received on the current bank of the pipe. This triggers an interrupt if USBHS\_HSTPIPIMR.NAKEDE = 1.

- **OVERFI: Overflow Interrupt**

0: Cleared when USBHS\_HSTPIPICR.OVERFIC = 1.

1: Set when the current pipe has received more data than the maximum length of the current pipe. An interrupt is triggered if USBHS\_HSTPIPIMR.OVERFIE = 1.



- **RXSTALLDI: Received STALLed Interrupt**

This bit is set when a STALL handshake has been received on the current bank of the pipe. The pipe is automatically frozen. This triggers an interrupt if `USBHS_HSTPIIMR.RXSTALLI = 1`.

0: Cleared when `USBHS_HSTPIICR.RXSTALLDIC = 1`.

- **SHORTPACKETI: Short Packet Interrupt**

0: Cleared when `USBHS_HSTPIICR.SHORTPACKETIC = 1`.

1: Set when a short packet is received by the host controller (packet length inferior to the `PSIZE` programmed field).

- **DTSEQ: Data Toggle Sequence**

This field indicates the data PID of the current bank.

Value	Name	Description
0	DATA0	Data0 toggle sequence
1	DATA1	Data1 toggle sequence
2	–	Reserved
3	–	Reserved

For an OUT pipe, this field indicates the data toggle of the next packet that is to be sent.

For an IN pipe, this field indicates the data toggle of the received packet stored in the current bank.

- **NBUSYBK: Number of Busy Banks**

This field indicates the number of busy banks.

For an OUT pipe, this field indicates the number of busy banks, filled by the user, ready for OUT transfer. When all banks are busy, this triggers a `PEP_x` interrupt if `USBHS_HSTPIIMRx.NBUSYBKE = 1`.

For an IN pipe, this field indicates the number of busy banks filled by IN transaction from the Device. When all banks are free, this triggers a `PEP_x` interrupt if `USBHS_HSTPIIMRx.NBUSYBKE = 1`.

Value	Name	Description
0	0_BUSY	0 busy bank (all banks free)
1	1_BUSY	1 busy bank
2	2_BUSY	2 busy banks
3	3_BUSY	3 busy banks

- **CURRBK: Current Bank**

For non-control pipe, this field indicates the number of the current bank.

Value	Name	Description
0	BANK0	Current bank is bank0
1	BANK1	Current bank is bank1
2	BANK2	Current bank is bank2
3	–	Reserved

This field may be updated 1 clock cycle after the `RWALL` bit changes, so the user should not poll it as an interrupt bit.

- **RWALL: Read/Write Allowed**

For an OUT pipe, this bit is set when the current bank is not full, i.e., the software can write further data into the FIFO. For an IN pipe, this bit is set when the current bank is not empty, i.e., the software can read further data from the FIFO. This bit is cleared otherwise.

This bit is also cleared when the RXSTALLDI or the PERRI bit = 1.

- **CFGOK: Configuration OK Status**

This bit is set/cleared when the USBHS\_HSTPIPCFGx.ALLOC bit is set.

This bit is set if the pipe x number of banks (USBHS\_HSTPIPCFGx.PBK) and size (USBHS\_HSTPIPCFGx.PSIZE) are correct compared to the maximal allowed number of banks and size for this pipe and to the maximal FIFO size (i.e., the DPRAM size).

If this bit is cleared, the user should rewrite correct values for the PBK and PSIZE fields in the USBHS\_HSTPIPCFGx register.

- **PBYCT: Pipe Byte Count**

This field contains the byte count of the FIFO.

For an OUT pipe, the field is incremented after each byte written by the user into the pipe and decremented after each byte sent to the peripheral.

For an IN pipe, the field is incremented after each byte received from the peripheral and decremented after each byte read by the user from the pipe.

This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.

### 36.6.46 Host Pipe x Status Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPISRx [x=0..9] (INTPIPES)

**Address:** 0x40038530

**Access:** Read-only

31	30	29	28	27	26	25	24
–	PBYCT						
23	22	21	20	19	18	17	16
PBYCT			–	CFGOK	–	RWALL	
15	14	13	12	11	10	9	8
CURRBK		NBUSYBK		–	–	DTSEQ	
7	6	5	4	3	2	1	0
SHORTPACKETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	UNDERFI	TXOUTI	RXINI

This register view is relevant only if PTYPE = 0x3 in “[Host Pipe x Configuration Register](#)” on page 666.

#### • **RXINI: Received IN Data Interrupt**

0: Cleared when USBHS\_HSTPIPICR.RXINIC = 1.

1: Set when a new USB message is stored in the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.RXINE bit = 1.

#### • **TXOUTI: Transmitted OUT Data Interrupt**

0: Cleared when USBHS\_HSTPIPICR.TXOUTIC = 1.

1: Set when the current OUT bank is free and can be filled. This triggers an interrupt if USBHS\_HSTPIPIMR.TXOUTE = 1.

#### • **UNDERFI: Underflow Interrupt**

This bit is set, for an isochronous and interrupt IN/OUT pipe, when an error flow occurs. This triggers an interrupt if UNDERFIE = 1.

This bit is set, for an isochronous or interrupt OUT pipe, when a transaction underflow occurs in the current pipe (the pipe cannot send the OUT data packet in time because the current bank is not ready). A zero-length-packet (ZLP) is sent instead.

This bit is set, for an isochronous or interrupt IN pipe, when a transaction flow error occurs in the current pipe, i.e, the current bank of the pipe is not free while a new IN USB packet is received. This packet is not stored in the bank. For an interrupt pipe, the overflowed packet is ACKed to comply with the USB standard.

This bit is cleared when USBHS\_HSTPIPICR.UNDERFIEC = 1.

#### • **PERRI: Pipe Error Interrupt**

0: Cleared when the error source bit is cleared.

1: Set when an error occurs on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.PERRE bit is set. Refer to the USBHS\_HSTPIPIERRx register to determine the source of the error.

#### • **NAKEDI: NAKed Interrupt**

0: Cleared when USBHS\_HSTPIPICR.NAKEDIC = 1.

1: Set when a NAK has been received on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.NAKEDE bit = 1.

- **OVERFI: Overflow Interrupt**

0: Cleared when USBHS\_HSTPIPICR.OVERFIC = 1.

1: Set when the current pipe has received more data than the maximum length of the current pipe. An interrupt is triggered if the USBHS\_HSTPIPIMR.OVERFIE bit = 1.

- **RXSTALLDI: Received STALLed Interrupt**

0: Cleared when USBHS\_HSTPIPICR.RXSTALLDIC = 1.

1: Set when a STALL handshake has been received on the current bank of the pipe. The pipe is automatically frozen. This triggers an interrupt if USBHS\_HSTPIPIMR.RXSTALLE = 1.

- **SHORTPACKETI: Short Packet Interrupt**

0: Cleared when USBHS\_HSTPIPICR.SHORTPACKETIC = 1.

1: Set when a short packet is received by the host controller (packet length inferior to the PSIZE programmed field).

- **DTSEQ: Data Toggle Sequence**

This field indicates the data PID of the current bank.

Value	Name	Description
0	DATA0	Data0 toggle sequence
1	DATA1	Data1 toggle sequence
2	–	Reserved
3	–	Reserved

For an OUT pipe, this field indicates the data toggle of the next packet that is to be sent.

For an IN pipe, this field indicates the data toggle of the received packet stored in the current bank.

- **NBUSYBK: Number of Busy Banks**

This field indicates the number of busy banks.

For an OUT pipe, this field indicates the number of busy banks, filled by the user, ready for an OUT transfer. When all banks are busy, this triggers a PEP\_x interrupt if USBHS\_HSTPIPIMRx.NBUSYBKE = 1.

For an IN pipe, this field indicates the number of busy banks filled by IN transaction from the device. When all banks are free, this triggers a PEP\_x interrupt if USBHS\_HSTPIPIMRx.NBUSYBKE = 1.

Value	Name	Description
0	0_BUSY	0 busy bank (all banks free)
1	1_BUSY	1 busy bank
2	2_BUSY	2 busy banks
3	3_BUSY	3 busy banks

- **CURRBK: Current Bank**

For a non-control pipe, this field indicates the number of the current bank.

Value	Name	Description
0	BANK0	Current bank is bank0
1	BANK1	Current bank is bank1
2	BANK2	Current bank is bank2
3	–	Reserved

This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll it as an interrupt bit.

- **RWALL: Read/Write Allowed**

For an OUT pipe, this bit is set when the current bank is not full, i.e., the software can write further data into the FIFO.

For an IN pipe, this bit is set when the current bank is not empty, i.e., the software can read further data from the FIFO.

This bit is cleared otherwise.

This bit is also cleared when RXSTALLDI or PERRI = 1.

- **CFGOK: Configuration OK Status**

This bit is set/cleared when the USBHS\_HSTPIPCFGx.ALLOC bit is set.

This bit is set if the pipe x number of banks (USBHS\_HSTPIPCFGx.PBK) and size (USBHS\_HSTPIPCFGx.PSIZE) are correct compared to the maximal allowed number of banks and size for this pipe, and to the maximal FIFO size (i.e., the DPRAM size).

If this bit is cleared, the user should rewrite correct values for the PBK and PSIZE fields in the USBHS\_HSTPIPCFGx register.

- **PBYCT: Pipe Byte Count**

This field contains the byte count of the FIFO.

For an OUT pipe, the field is incremented after each byte written by the user into the pipe and decremented after each byte sent to the peripheral.

For an IN pipe, the field is incremented after each byte received from the peripheral and decremented after each byte read by the user from the pipe.

This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.

### 36.6.47 Host Pipe x Status Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPISRx [x=0..9] (ISOPIPES)

**Address:** 0x40038530

**Access:** Read-only

31	30	29	28	27	26	25	24
–	PBYCT						
23	22	21	20	19	18	17	16
PBYCT			–	CFGOK	–	RWALL	
15	14	13	12	11	10	9	8
CURRBK		NBUSYBK		–	–	DTSEQ	
7	6	5	4	3	2	1	0
SHORTPACKETI	CRCERRI	OVERFI	NAKEDI	PERRI	UNDERFI	TXOUTI	RXINI

This register view is relevant only if PTYPE = 0x1 in “Host Pipe x Configuration Register” on page 666.

#### • RXINI: Received IN Data Interrupt

0: Cleared when USBHS\_HSTPIPICR.RXINIC = 1.

1: Set when a new USB message is stored in the current bank of the pipe. This triggers an interrupt if USBHS\_HSTPIPIMR.RXINE = 1.

#### • TXOUTI: Transmitted OUT Data Interrupt

0: Cleared when USBHS\_HSTPIPICR.TXOUTIC = 1.

1: Set when the current OUT bank is free and can be filled. This triggers an interrupt if USBHS\_HSTPIPIMR.TXOUTE = 1.

#### • UNDERFI: Underflow Interrupt

This bit is set, for an isochronous and interrupt IN/OUT pipe, when an error flow occurs. This triggers an interrupt if the UNDERFIE bit = 1.

This bit is set, for an isochronous or interrupt OUT pipe, when a transaction underflow occurs in the current pipe (the pipe cannot send the OUT data packet in time because the current bank is not ready). A zero-length-packet (ZLP) is sent instead.

This bit is set, for an isochronous or interrupt IN pipe, when a transaction flow error occurs in the current pipe, i.e, the current bank of the pipe is not free while a new IN USB packet is received. This packet is not stored in the bank. For an interrupt pipe, the overflowed packet is ACKed to comply with the USB standard.

This bit is cleared when USBHS\_HSTPIPICR.UNDERFIEC = 1.

#### • PERRI: Pipe Error Interrupt

0: Cleared when the error source bit is cleared.

1: Set when an error occurs on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.PERRE bit is set. Refer to the USBHS\_HSTPIPIERRx register to determine the source of the error.

#### • NAKEDI: NAKed Interrupt

0: Cleared when USBHS\_HSTPIPICR.NAKEDIC = 1.

1: Set when a NAK has been received on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.NAKEDE bit = 1.

- **OVERFI: Overflow Interrupt**

0: Cleared when USBHS\_HSTPIPICR.OVERFIC = 1.

1: Set when the current pipe has received more data than the maximum length of the current pipe. An interrupt is triggered if the USBHS\_HSTPIPIMR.OVERFIE bit = 1.

- **CRCERRI: CRC Error Interrupt**

0: Cleared when USBHS\_HSTPIPICR.CRCERRIC = 1.

1: Set when a CRC error occurs on the current bank of the pipe. This triggers an interrupt if the USBHS\_HSTPIPIMR.TXSTPE bit = 1.

- **SHORTPACKETI: Short Packet Interrupt**

0: Cleared when USBHS\_HSTPIPICR.SHORTPACKETIC = 1.

1: Set when a short packet is received by the host controller (packet length inferior to the PSIZE programmed field).

- **DTSEQ: Data Toggle Sequence**

This field indicates the data PID of the current bank.

Value	Name	Description
0	DATA0	Data0 toggle sequence
1	DATA1	Data1 toggle sequence
2	–	Reserved
3	–	Reserved

For an OUT pipe, this field indicates the data toggle of the next packet that is to be sent.

For an IN pipe, this field indicates the data toggle of the received packet stored in the current bank.

- **NBUSYBK: Number of Busy Banks**

This field indicates the number of busy banks.

For an OUT pipe, this field indicates the number of busy banks, filled by the user, ready for an OUT transfer. When all banks are busy, this triggers a PEP\_x interrupt if USBHS\_HSTPIPIMRx.NBUSYBKE = 1.

For an IN pipe, this field indicates the number of busy banks filled by IN transaction from the device. When all banks are free, this triggers a PEP\_x interrupt if USBHS\_HSTPIPIMRx.NBUSYBKE = 1.

Value	Name	Description
0	0_BUSY	0 busy bank (all banks free)
1	1_BUSY	1 busy bank
2	2_BUSY	2 busy banks
3	3_BUSY	3 busy banks

- **CURRBK: Current Bank**

For a non-control pipe, this field indicates the number of the current bank.

Value	Name	Description
0	BANK0	Current bank is bank0
1	BANK1	Current bank is bank1
2	BANK2	Current bank is bank2
3	–	Reserved

This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll it as an interrupt bit.

- **RWALL: Read/Write Allowed**

For an OUT pipe, this bit is set when the current bank is not full, i.e., the software can write further data into the FIFO.

For an IN pipe, this bit is set when the current bank is not empty, i.e., the software can read further data from the FIFO.

This bit is cleared otherwise.

This bit is also cleared when the RXSTALLDI or the PERRI bit = 1.

- **CFGOK: Configuration OK Status**

This bit is set/cleared when the USBHS\_HSTPIPCFGx.ALLOC bit is set.

This bit is set if the pipe x number of banks (USBHS\_HSTPIPCFGx.PBK) and size (USBHS\_HSTPIPCFGx.PSIZE) are correct compared to the maximal allowed number of banks and size for this pipe and to the maximal FIFO size (i.e., the DPRAM size).

If this bit is cleared, the user should rewrite correct values for the PBK and PSIZE fields in the USBHS\_HSTPIPCFGx register.

- **PBYCT: Pipe Byte Count**

This field contains the byte count of the FIFO.

For an OUT pipe, the field is incremented after each byte written by the user into the pipe and decremented after each byte sent to the peripheral.

For an IN pipe, the field is incremented after each byte received from the peripheral and decremented after each byte read by the user from the pipe.

This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.



### 36.6.48 Host Pipe x Clear Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPICRx [x=0..9]

**Address:** 0x40038560

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIC	RXSTALLDIC	OVERFIC	NAKEDIC	–	TXSTPIC	TXOUTIC	RXINIC

This register view is relevant only if PTYPE = 0x0 or 0x2 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Control, Bulk Pipes\)](#)” on page 672.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPISRx

- **RXINIC: Received IN Data Interrupt Clear**
- **TXOUTIC: Transmitted OUT Data Interrupt Clear**
- **TXSTPIC: Transmitted SETUP Interrupt Clear**
- **NAKEDIC: NAKed Interrupt Clear**
- **OVERFIC: Overflow Interrupt Clear**
- **RXSTALLDIC: Received STALLed Interrupt Clear**
- **SHORTPACKETIC: Short Packet Interrupt Clear**

### 36.6.49 Host Pipe x Clear Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPICRx [x=0..9] (INTPIPES)

**Address:** 0x40038560

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIC	RXSTALLDIC	OVERFIC	NAKEDIC	–	UNDERFIC	TXOUTIC	RXINIC

This register view is relevant only if PTYPE = 0x3 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Interrupt Pipes\)](#)” on page 675.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPISRx

- **RXINIC: Received IN Data Interrupt Clear**
- **TXOUTIC: Transmitted OUT Data Interrupt Clear**
- **UNDERFIC: Underflow Interrupt Clear**
- **NAKEDIC: NAKed Interrupt Clear**
- **OVERFIC: Overflow Interrupt Clear**
- **RXSTALLDIC: Received STALLed Interrupt Clear**
- **SHORTPACKETIC: Short Packet Interrupt Clear**

### 36.6.50 Host Pipe x Clear Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPICR<sub>x</sub> [x=0..9] (ISOPIPES)

**Address:** 0x40038560

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIC	CRCERRIC	OVERFIC	NAKEDIC	–	UNDERFIC	TXOUTIC	RXINIC

This register view is relevant only if PTYPE = 0x1 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Isochronous Pipes\)](#)” on page 678.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPISR<sub>x</sub>

- **RXINIC: Received IN Data Interrupt Clear**
- **TXOUTIC: Transmitted OUT Data Interrupt Clear**
- **UNDERFIC: Underflow Interrupt Clear**
- **NAKEDIC: NAKed Interrupt Clear**
- **OVERFIC: Overflow Interrupt Clear**
- **CRCERRIC: CRC Error Interrupt Clear**
- **SHORTPACKETIC: Short Packet Interrupt Clear**

### 36.6.51 Host Pipe x Set Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPIFRx [x=0..9]

**Address:** 0x40038590

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKS	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIS	RXSTALLDIS	OVERFIS	NAKEDIS	PERRIS	TXSTPIS	TXOUTIS	RXINIS

This register view is relevant only if PTYPE = 0x0 or 0x2 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Control, Bulk Pipes\)](#)” on page 672.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPISRx, which may be useful for test or debug purposes

- **RXINIS: Received IN Data Interrupt Set**
- **TXOUTIS: Transmitted OUT Data Interrupt Set**
- **TXSTPIS: Transmitted SETUP Interrupt Set**
- **PERRIS: Pipe Error Interrupt Set**
- **NAKEDIS: NAKed Interrupt Set**
- **OVERFIS: Overflow Interrupt Set**
- **RXSTALLDIS: Received STALLed Interrupt Set**
- **SHORTPACKETIS: Short Packet Interrupt Set**
- **NBUSYBKS: Number of Busy Banks Set**

### 36.6.52 Host Pipe x Set Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPIFRx [x=0..9] (INTPIPES)

**Address:** 0x40038590

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKS	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIS	RXSTALLDIS	OVERFIS	NAKEDIS	PERRIS	UNDERFIS	TXOUTIS	RXINIS

This register view is relevant only if PTYPE = 0x3 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Interrupt Pipes\)](#)” on page 675.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPISRx, which may be useful for test or debug purposes

- **RXINIS: Received IN Data Interrupt Set**
- **TXOUTIS: Transmitted OUT Data Interrupt Set**
- **UNDERFIS: Underflow Interrupt Set**
- **PERRIS: Pipe Error Interrupt Set**
- **NAKEDIS: NAKed Interrupt Set**
- **OVERFIS: Overflow Interrupt Set**
- **RXSTALLDIS: Received STALLed Interrupt Set**
- **SHORTPACKETIS: Short Packet Interrupt Set**
- **NBUSYBKS: Number of Busy Banks Set**

### 36.6.53 Host Pipe x Set Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPIFRx [x=0..9] (ISOPIPES)

**Address:** 0x40038590

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKS	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIS	CRCERRIS	OVERFIS	NAKEDIS	PERRIS	UNDERFIS	TXOUTIS	RXINIS

This register view is relevant only if PTYPE = 0x1 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Status Register \(Isochronous Pipes\)](#)” on page 678.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPISRx, which may be useful for test or debug purposes

- **RXINIS: Received IN Data Interrupt Set**
- **TXOUTIS: Transmitted OUT Data Interrupt Set**
- **UNDERFIS: Underflow Interrupt Set**
- **PERRIS: Pipe Error Interrupt Set**
- **NAKEDIS: NAKed Interrupt Set**
- **OVERFIS: Overflow Interrupt Set**
- **CRCERRIS: CRC Error Interrupt Set**
- **SHORTPACKETIS: Short Packet Interrupt Set**
- **NBUSYBKS: Number of Busy Banks Set**

### 36.6.54 Host Pipe x Mask Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPIMRx [x=0..9]

**Address:** 0x400385C0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDT	PFREEZE	PDISHDMA
15	14	13	12	11	10	9	8
–	FIFOCON	–	NBUSYBKE	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIE	RXSTALLDE	OVERFIE	NAKEDE	PERRE	TXSTPE	TXOUTE	RXINE

This register view is relevant only if PTYPE = 0x0 or 0x2 in “Host Pipe x Configuration Register” on page 666.

- **RXINE: Received IN Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.RXINEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

1: Set when USBHS\_HSTPIPIER.RXINES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

- **TXOUTE: Transmitted OUT Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.TXOUTEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

1: Set when USBHS\_HSTPIPIER.TXOUTES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

- **TXSTPE: Transmitted SETUP Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.TXSTPEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXSTPE).

1: Set when USBHS\_HSTPIPIER.TXSTPES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXSTPE).

- **PERRE: Pipe Error Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.PERREC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

1: Set when USBHS\_HSTPIPIER.PERRES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

- **NAKEDE: NAKed Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NAKEDEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

1: Set when USBHS\_HSTPIPIER.NAKEDES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

- **OVERFIE: Overflow Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.OVERFIEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

1: Set when USBHS\_HSTPIPIER.OVERFIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

- **RXSTALLDE: Received STALLED Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.RXSTALLDEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXSTALLDE).

1: Set when USBHS\_HSTPIPIER.RXSTALLDES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXSTALLDE).

- **SHORTPACKETIE: Short Packet Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.SHORTPACKETEC = 1. This disables the Transmitted IN Data IT (USBHS\_HSTPIPIMR.SHORTPACKETE).

1: Set when USBHS\_HSTPIPIER.SHORTPACKETIES = 1. This enables the Transmitted IN Data IT (USBHS\_HSTPIPIMR.SHORTPACKETIE).

If this bit is set for non-control OUT pipes, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of transfer, provided that End of DMA Buffer Output Enable (USBHS\_HSTDMACONTROL.END\_B\_EN) and Automatic Switch (USBHS\_HSTPIPCFG.AUTOSW) = 1.

- **NBUSYBKE: Number of Busy Banks Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NBUSYBKEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

1: Set when USBHS\_HSTPIPIER.NBUSYBKES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

- **FIFOCON: FIFO Control**

For OUT and SETUP pipes:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This sends the FIFO data and switches the bank.

1: Set when the current bank is free, at the same time as USBHS\_HSTPIISR.TXOUTI or TXSTPI.

For an IN pipe:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This frees the current bank and switches to the next bank.

1: Set when a new IN message is stored in the current bank, at the same time as USBHS\_HSTPIISR.RXINI.

- **PDISHDMA: Pipe Interrupts Disable HDMA Request Enable**

See the USBHS\_DEVEPTIMR.EPDISHDMA bit description.



- **PFREEZE: Pipe Freeze**

0: Cleared when USBHS\_HSTPIPIDR.PFREEZEC = 1. This enables the pipe request generation.

1: Set when one of the following conditions is met:

- USBHS\_HSTPIPIER.PFREEZES=
- The pipe is not configured.
- A STALL handshake has been received on the pipe.
- An error has occurred on the pipe (USBHS\_HSTPIISR.PERRI = 1).
- (INRQ+1) In requests have been processed.
- A Pipe Reset (USBHS\_HSTPIP.PRSTx rising) has occurred.
- A Pipe Enable (USBHS\_HSTPIP.PEN rising) has occurred.

This freezes the pipe request generation.

- **RSTDT: Reset Data Toggle**

0: No reset of the Data Toggle is ongoing.

0: Set when USBHS\_HSTPIPIER.RSTDTS = 1. This resets the Data Toggle to its initial value for the current pipe.

### 36.6.55 Host Pipe x Mask Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPIMRx [x=0..9] (INTPIPES)

**Address:** 0x400385C0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDT	PFREEZE	PDISHDMA
15	14	13	12	11	10	9	8
–	FIFOCON	–	NBUSYBKE	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIE	RXSTALLDE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE

This register view is relevant only if PTYPE = 0x3 in [“Host Pipe x Configuration Register”](#) on page 666.

- **RXINE: Received IN Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.RXINEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

1: Set when USBHS\_HSTPIPIER.RXINES= 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

- **TXOUTE: Transmitted OUT Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.TXOUTEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

1: Set when USBHS\_HSTPIPIER.TXOUTES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

- **UNDERFIE: Underflow Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.UNDERFIEC= 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.UNDERFIE).

1: Set when USBHS\_HSTPIPIER.UNDERFIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.UNDERFIE).

- **PERRE: Pipe Error Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.PERREC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

1: Set when USBHS\_HSTPIPIER.PERRES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

- **NAKEDE: NAKed Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NAKEDEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

1: Set when USBHS\_HSTPIPIER.NAKEDES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

- **OVERFIE: Overflow Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.OVERFIEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

1: Set when USBHS\_HSTPIPIER.OVERFIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

- **RXSTALLDE: Received STALLED Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.RXSTALLDEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXSTALLDE).

1: Set when USBHS\_HSTPIPIER.RXSTALLDES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXSTALLDE).

- **SHORTPACKETIE: Short Packet Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.SHORTPACKETEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.SHORTPACKETE).

1: Set when USBHS\_HSTPIPIER.SHORTPACKETIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.SHORTPACKETIE).

If this bit is set for non-control OUT pipes, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of transfer, provided that the End of DMA Buffer Output Enable (USBHS\_HSTDMACONTROL.END\_B\_EN) bit and the Automatic Switch (USBHS\_HSTPIPCFG.AUTOSW) bit = 1.

- **NBUSYBKE: Number of Busy Banks Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NBUSYBKEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

1: Set when USBHS\_HSTPIPIER.NBUSYBKES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

- **FIFOCON: FIFO Control**

For OUT and SETUP pipes:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This sends the FIFO data and switches the bank.

1: Set when the current bank is free, at the same time as USBHS\_HSTPIPIISR.TXOUTI or TXSTPI.

For IN pipes:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This frees the current bank and switches to the next bank.

1: Set when a new IN message is stored in the current bank, at the same time as USBHS\_HSTPIPIISR.RXINI.

- **PDISHDMA: Pipe Interrupts Disable HDMA Request Enable**

See the USBHS\_DEVEPTIMR.EPDISHDMA bit description.

- **PFREEZE: Pipe Freeze**

0: Cleared when USBHS\_HSTPIPIDR.PFREEZEC = 1. This enables the pipe request generation.

1: Set when one of the following conditions is met:

- USBHS\_HSTPIPIER.PFREEZES = 1
- The pipe is not configured.
- A STALL handshake has been received on the pipe.
- An error has occurred on the pipe (USBHS\_HSTPIISR.PERRI = 1).
- (INRQ+1) in requests have been processed.
- A Pipe Reset (USBHS\_HSTPIP.PRSTx rising) has occurred.
- A Pipe Enable (USBHS\_HSTPIP.PEN rising) has occurred.

This freezes the pipe request generation.

- **RSTDT: Reset Data Toggle**

0: 0: No reset of the Data Toggle is ongoing.

1: Set when USBHS\_HSTPIPIER.RSTDTS = 1. This resets the Data Toggle to its initial value for the current pipe.

### 36.6.56 Host Pipe x Mask Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPIMRx [x=0..9] (ISOPIPES)

**Address:** 0x400385C0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDT	PFREEZE	PDISHDMA
15	14	13	12	11	10	9	8
–	FIFOCON	–	NBUSYBKE	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIE	CRCERRE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE

This register view is relevant only if PTYPE = 0x1 in [“Host Pipe x Configuration Register” on page 666](#).

- **RXINE: Received IN Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.RXINEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

1: Set when USBHS\_HSTPIPIER.RXINES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.RXINE).

- **TXOUTE: Transmitted OUT Data Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.TXOUTEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

1: Set when USBHS\_HSTPIPIER.TXOUTES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.TXOUTE).

- **UNDERFIE: Underflow Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.UNDERFIEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.UNDERFIE).

1: Set when USBHS\_HSTPIPIER.UNDERFIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.UNDERFIE).

- **PERRE: Pipe Error Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.PERREC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

1: Set when USBHS\_HSTPIPIER.PERRES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.PERRE).

- **NAKEDE: NAKed Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NAKEDEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

1: Set when USBHS\_HSTPIPIER.NAKEDES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NAKEDE).

- **OVERFIE: Overflow Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.OVERFIEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

1: Set when USBHS\_HSTPIPIER.OVERFIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.OVERFIE).

- **CRCERRE: CRC Error Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.CRCERREC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.CRCERRE).

1: Set when USBHS\_HSTPIPIER.CRCERRES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.CRCERRE).

- **SHORTPACKETIE: Short Packet Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.SHORTPACKETEC = 1. This disables the Transmitted interrupt Data IT (USBHS\_HSTPIPIMR.SHORTPACKETE).

1: Set when USBHS\_HSTPIPIER.SHORTPACKETIES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.SHORTPACKETIE).

If this bit is set for non-control OUT pipes, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of transfer, provided that the End of DMA Buffer Output Enable (USBHS\_HSTDMACONTROL.END\_B\_EN) bit and the Automatic Switch (USBHS\_HSTPIPCFG.AUTOSW) bit = 1.

- **NBUSYBKE: Number of Busy Banks Interrupt Enable**

0: Cleared when USBHS\_HSTPIPIDR.NBUSYBKEC = 1. This disables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

1: Set when USBHS\_HSTPIPIER.NBUSYBKES = 1. This enables the Transmitted IN Data interrupt (USBHS\_HSTPIPIMR.NBUSYBKE).

- **FIFOCON: FIFO Control**

For OUT and SETUP pipes:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This sends the FIFO data and switches the bank.

1: Set when the current bank is free, at the same time as USBHS\_HSTPIISR.TXOUTI or TXSTPI.

For IN pipes:

0: Cleared when USBHS\_HSTPIPIDR.FIFOCONC = 1. This frees the current bank and switches to the next bank.

1: Set when a new IN message is stored in the current bank, at the same time as USBHS\_HSTPIISR.RXINI.

- **PDISHDMA: Pipe Interrupts Disable HDMA Request Enable**

See the USBHS\_DEVEPTIMR.EPDISHDMA bit description.

- **PFREEZE: Pipe Freeze**

0: Cleared when USBHS\_HSTPIPIDR.PFREEZEC = 1. This enables the pipe request generation.

1: Set when one of the following conditions is met:

- USBHS\_HSTPIPIER.PFREEZES = 1.
- The pipe is not configured.
- A STALL handshake has been received on the pipe.
- An error has occurred on the pipe (USBHS\_HSTPIISR.PERRI = 1).
- (INRQ+1) In requests have been processed.
- A Pipe Reset (USBHS\_HSTPIP.PRSTx rising) has occurred.
- A Pipe Enable (USBHS\_HSTPIP.PEN rising) has occurred.

This freezes the pipe request generation.

- **RSTDT: Reset Data Toggle**

0: No reset of the Data Toggle is ongoing.

1: Set when USBHS\_HSTPIPIER.RSTDTS = 1. This resets the Data Toggle to its initial value for the current pipe.

### 36.6.57 Host Pipe x Disable Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPIDRx [x=0..9]

**Address:** 0x40038620

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	PFREEZEC	PDISHDMAC
15	14	13	12	11	10	9	8
–	FIFOCONC	–	NBUSYBKEC	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIEC	RXSTALLDEC	OVERFIEC	NAKEDEC	PERREC	TXSTPEC	TXOUTEC	RXINEC

This register view is relevant only if PTYPE = 0x0 or 0x2 in “Host Pipe x Configuration Register” on page 666.

For additional information, see “Host Pipe x Mask Register (Control, Bulk Pipes)” on page 687.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINEC: Received IN Data Interrupt Disable**
- **TXOUTEC: Transmitted OUT Data Interrupt Disable**
- **TXSTPEC: Transmitted SETUP Interrupt Disable**
- **PERREC: Pipe Error Interrupt Disable**
- **NAKEDEC: NAKed Interrupt Disable**
- **OVERFIEC: Overflow Interrupt Disable**
- **RXSTALLDEC: Received STALLED Interrupt Disable**
- **SHORTPACKETIEC: Short Packet Interrupt Disable**
- **NBUSYBKEC: Number of Busy Banks Disable**
- **FIFOCONC: FIFO Control Disable**
- **PDISHDMAC: Pipe Interrupts Disable HDMA Request Disable**
- **PFREEZEC: Pipe Freeze Disable**



### 36.6.58 Host Pipe x Disable Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPIDRx [x=0..9] (INTPIPES)

**Address:** 0x40038620

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	PFREEZEC	PDISHDMAC
15	14	13	12	11	10	9	8
–	FIFOCONC	–	NBUSYBKEC	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIEC	RXSTALLDEC	OVERFIEC	NAKEDEC	PERREC	UNDERFIEC	TXOUTEC	RXINEC

This register view is relevant only if PTYPE = 0x3 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Mask Register \(Interrupt Pipes\)](#)” on page 690.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINEC: Received IN Data Interrupt Disable**
- **TXOUTEC: Transmitted OUT Data Interrupt Disable**
- **UNDERFIEC: Underflow Interrupt Disable**
- **PERREC: Pipe Error Interrupt Disable**
- **NAKEDEC: NAKed Interrupt Disable**
- **OVERFIEC: Overflow Interrupt Disable**
- **RXSTALLDEC: Received STALLED Interrupt Disable**
- **SHORTPACKETIEC: Short Packet Interrupt Disable**
- **NBUSYBKEC: Number of Busy Banks Disable**
- **FIFOCONC: FIFO Control Disable**
- **PDISHDMAC: Pipe Interrupts Disable HDMA Request Disable**
- **PFREEZEC: Pipe Freeze Disable**

### 36.6.59 Host Pipe x Disable Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPIDRx [x=0..9] (ISOPIPES)

**Address:** 0x40038620

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	PFREEZEC	PDISHDMAC
15	14	13	12	11	10	9	8
–	FIFOCONC	–	NBUSYBKEC	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIEC	CRCERREC	OVERFIEC	NAKEDEC	PERREC	UNDERFIEC	TXOUTEC	RXINEC

This register view is relevant only if PTYPE = 0x1 in “Host Pipe x Configuration Register” on page 666.

For additional information, see “Host Pipe x Mask Register (Isochronous Pipes)” on page 693.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Clears the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINEC: Received IN Data Interrupt Disable**
- **TXOUTEC: Transmitted OUT Data Interrupt Disable**
- **UNDERFIEC: Underflow Interrupt Disable**
- **PERREC: Pipe Error Interrupt Disable**
- **NAKEDEC: NAKed Interrupt Disable**
- **OVERFIEC: Overflow Interrupt Disable**
- **CRCERREC: CRC Error Interrupt Disable**
- **SHORTPACKETIEC: Short Packet Interrupt Disable**
- **NBUSYBKEC: Number of Busy Banks Disable**
- **FIFOCONC: FIFO Control Disable**
- **PDISHDMAC: Pipe Interrupts Disable HDMA Request Disable**
- **PFREEZEC: Pipe Freeze Disable**

### 36.6.60 Host Pipe x Enable Register (Control, Bulk Pipes)

**Name:** USBHS\_HSTPIPIERx [x=0..9]

**Address:** 0x400385F0

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDTS	PFREEZES	PDISHDMAS
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKES	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIES	RXSTALLDES	OVERFIES	NAKEDES	PERRES	TXSTPES	TXOUTES	RXINES

This register view is relevant only if PTYPE = 0x0 or 0x2 in “Host Pipe x Configuration Register” on page 666.

For additional information, see “Host Pipe x Mask Register (Control, Bulk Pipes)” on page 687.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINES: Received IN Data Interrupt Enable**
- **TXOUTES: Transmitted OUT Data Interrupt Enable**
- **TXSTPES: Transmitted SETUP Interrupt Enable**
- **PERRES: Pipe Error Interrupt Enable**
- **NAKEDES: NAKed Interrupt Enable**
- **OVERFIES: Overflow Interrupt Enable**
- **RXSTALLDES: Received STALLED Interrupt Enable**
- **SHORTPACKETIES: Short Packet Interrupt Enable**
- **NBUSYBKES: Number of Busy Banks Enable**
- **PDISHDMAS: Pipe Interrupts Disable HDMA Request Enable**
- **PFREEZES: Pipe Freeze Enable**
- **RSTDTS: Reset Data Toggle Enable**

### 36.6.61 Host Pipe x Enable Register (Interrupt Pipes)

**Name:** USBHS\_HSTPIPIERx [x=0..9] (INTPIPES)

**Address:** 0x400385F0

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDTS	PFREEZES	PDISHDMAS
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKES	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIES	RXSTALLDES	OVERFIES	NAKEDES	PERRES	UNDERFIES	TXOUTES	RXINES

This register view is relevant only if PTYPE = 0x3 in “[Host Pipe x Configuration Register](#)” on page 666.

For additional information, see “[Host Pipe x Mask Register \(Interrupt Pipes\)](#)” on page 690.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINES: Received IN Data Interrupt Enable**
- **TXOUTES: Transmitted OUT Data Interrupt Enable**
- **UNDERFIES: Underflow Interrupt Enable**
- **PERRES: Pipe Error Interrupt Enable**
- **NAKEDES: NAKed Interrupt Enable**
- **OVERFIES: Overflow Interrupt Enable**
- **RXSTALLDES: Received STALLed Interrupt Enable**
- **SHORTPACKETIES: Short Packet Interrupt Enable**
- **NBUSYBKES: Number of Busy Banks Enable**
- **PDISHDMAS: Pipe Interrupts Disable HDMA Request Enable**
- **PFREEZES: Pipe Freeze Enable**
- **RSTDTS: Reset Data Toggle Enable**

### 36.6.62 Host Pipe x Enable Register (Isochronous Pipes)

**Name:** USBHS\_HSTPIPIERx [x=0..9] (ISOPIPES)

**Address:** 0x400385F0

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	RSTDTS	PFREEZES	PDISHDMAS
15	14	13	12	11	10	9	8
–	–	–	NBUSYBKES	–	–	–	–
7	6	5	4	3	2	1	0
SHORT PACKETIES	CRCERRES	OVERFIES	NAKEDES	PERRES	UNDERFIES	TXOUTES	RXINES

This register view is relevant only if PTYPE = 0x1 in “Host Pipe x Configuration Register” on page 666.

For additional information, see “Host Pipe x Mask Register (Isochronous Pipes)” on page 693.

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Sets the corresponding bit in USBHS\_HSTPIPIMRx

- **RXINES: Received IN Data Interrupt Enable**
- **TXOUTES: Transmitted OUT Data Interrupt Enable**
- **UNDERFIES: Underflow Interrupt Enable**
- **PERRES: Pipe Error Interrupt Enable**
- **NAKEDES: NAKed Interrupt Enable**
- **OVERFIES: Overflow Interrupt Enable**
- **CRCERRES: CRC Error Interrupt Enable**
- **SHORTPACKETIES: Short Packet Interrupt Enable**
- **NBUSYBKES: Number of Busy Banks Enable**
- **PDISHDMAS: Pipe Interrupts Disable HDMA Request Enable**
- **PFREEZES: Pipe Freeze Enable**
- **RSTDTS: Reset Data Toggle Enable**

### 36.6.63 Host Pipe x IN Request Register

**Name:** USBHS\_HSTPIPINRQx [x=0..9]

**Address:** 0x40038650

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	INMODE
7	6	5	4	3	2	1	0
INRQ							

- **INRQ: IN Request Number before Freeze**

This field contains the number of IN transactions before the USBHS freezes the pipe. The USBHS performs (INRQ+1) IN requests before freezing the pipe. This counter is automatically decreased by 1 each time an IN request has been successfully performed.

This register has no effect when INMODE = 1.

- **INMODE: IN Request Mode**

0: Performs a pre-defined number of IN requests. This number is the INRQ field.

1: Enables the USBHS to perform infinite IN requests when the pipe is not frozen.

### 36.6.64 Host Pipe x Error Register

**Name:** USBHS\_HSTPIPERRx [x=0..9]

**Address:** 0x40038680

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	COUNTER		CRC16	TIMEOUT	PID	DATAPID	DATATGL

Writing a zero in a bit/field in this register clears the bit/field. Writing a one has no effect.

- **DATATGL: Data Toggle Error**

0: No Data Toggle error occurred since last clear of this bit.

1: This bit is automatically set when a Data Toggle error has been detected.

- **DATAPID: Data PID Error**

0: No Data PID error occurred since last clear of this bit.

1: This bit is automatically set when a Data PID error has been detected.

- **PID: PID Error**

0: No PID error occurred since last clear of this bit.

1: This bit is automatically set when a PID error has been detected.

- **TIMEOUT: Time-Out Error**

0: No Time-Out error occurred since last clear of this bit.

1: This bit is automatically set when a Time-Out error has been detected.

- **CRC16: CRC16 Error**

0: No CRC16 error occurred since last clear of this bit.

1: This bit is automatically set when a CRC16 error has been detected.

- **COUNTER: Error Counter**

This field is incremented each time an error occurs (CRC16, TIMEOUT, PID, DATAPID or DATATGL).

This field is cleared when receiving a USB packet free of error.

When this field reaches 3 (i.e., 3 consecutive errors), this pipe is automatically frozen (USBHS\_HSTPIPIRx.PFREEZE is set).

### 36.6.65 Host DMA Channel x Next Descriptor Address Register

**Name:** USBHS\_HSTDMANXTDSCx [x=1..7]

**Address:** 0x40038710 [1], 0x40038720 [2], 0x40038730 [3], 0x40038740 [4], 0x40038750 [5], 0x40038760 [6], 0x40038770 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
NXT_DSC_ADD							
23	22	21	20	19	18	17	16
NXT_DSC_ADD							
15	14	13	12	11	10	9	8
NXT_DSC_ADD							
7	6	5	4	3	2	1	0
NXT_DSC_ADD							

- **NXT\_DSC\_ADD: Next Descriptor Address**

This field points to the next channel descriptor to be processed. This channel descriptor must be aligned, so bits 0 to 3 of the address must be equal to zero.



### 36.6.66 Host DMA Channel x Address Register

**Name:** USBHS\_HSTDMAADDRESSx [x=1..7]

**Address:** 0x40038714 [1], 0x40038724 [2], 0x40038734 [3], 0x40038744 [4], 0x40038754 [5], 0x40038764 [6], 0x40038774 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_ADD							
23	22	21	20	19	18	17	16
BUFF_ADD							
15	14	13	12	11	10	9	8
BUFF_ADD							
7	6	5	4	3	2	1	0
BUFF_ADD							

- **BUFF\_ADD: Buffer Address**

This field determines the AHB bus starting address of a DMA channel transfer.

Channel start and end addresses may be aligned on any byte boundary.

The firmware can write this field only when the USBHS\_HSTDMASTATUS.CHANN\_ENB bit is cleared.

This field is updated at the end of the address phase of the current access to the AHB bus. It is incremented by the access byte width. The access width is 4 bytes (or less) at packet start or end, if the start or end address is not aligned on a word boundary.

The packet start address is either the channel start address or the next channel address to be accessed in the channel buffer.

The packet end address is either the channel end address or the latest channel address accessed in the channel buffer.

The channel start address is written by software or loaded from the descriptor. The channel end address is either determined by the end of buffer or the USB device, or by the USB end of transfer if the USBHS\_HSTDMACONTROLx.END\_TR\_EN bit is set.

### 36.6.67 Host DMA Channel x Control Register

**Name:** USBHS\_HSTDMACONTROLx [x=1..7]

**Address:** 0x40038718 [1], 0x40038728 [2], 0x40038738 [3], 0x40038748 [4], 0x40038758 [5], 0x40038768 [6], 0x40038778 [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_LENGTH							
23	22	21	20	19	18	17	16
BUFF_LENGTH							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
BURST_LCK	DESC_LD_IT	END_BUFFERIT	END_TR_IT	END_B_EN	END_TR_EN	LDNXT_DSC	CHANN_ENB

#### • CHANN\_ENB: Channel Enable Command

0: The DMA channel is disabled and no transfer occurs upon request. This bit is also cleared by hardware when the channel source bus is disabled at the end of the buffer.

If the LDNXT\_DSC bit has been cleared by descriptor loading, the firmware has to set the corresponding CHANN\_ENB bit to start the described transfer, if needed.

If the LDNXT\_DSC bit is cleared, the channel is frozen and the channel registers may then be read and/or written reliably as soon as both the USBHS\_HSTDMASTATUS.CHANN\_ENB and the CHANN\_ACT flags read as 0.

If a channel request is currently serviced when this bit is cleared, the DMA FIFO buffer is drained until it is empty, then the USBHS\_HSTDMASTATUS.CHANN\_ENB bit is cleared.

If the LDNXT\_DSC bit is set or after it has been cleared, the currently loaded descriptor is skipped (no data transfer occurs) and the next descriptor is immediately loaded.

1: The USBHS\_HSTDMASTATUS.CHANN\_ENB bit is set, enabling DMA channel data transfer. Then, any pending request starts the transfer. This may be used to start or resume any requested transfer.

#### • LDNXT\_DSC: Load Next Channel Transfer Descriptor Enable Command

0: No channel register is loaded after the end of the channel transfer.

1: The channel controller loads the next descriptor after the end of the current transfer, i.e., when the USBHS\_HSTDMASTATUS.CHANN\_ENB bit is reset.

If the CHANN\_ENB bit is cleared, the next descriptor is loaded immediately upon transfer request.

DMA Channel Control Command Summary:

Value LDNXT_DSC	Value CHANN_ENB	Name	Description
0	0	STOP_NOW	Stop now
0	1	RUN_AND_STOP	Run and stop at end of buffer
1	0	LOAD_NEXT_DESC	Load next descriptor now
1	1	RUN_AND_LINK	Run and link at end of buffer

- **END\_TR\_EN: End of Transfer Enable Control (OUT transfers only)**

0: USB end of transfer is ignored.

1: The USBHS device can put an end to the current buffer transfer.

When set, a BULK or INTERRUPT short packet closes the current buffer and the USBHS\_HSTDMSTATUSx.END\_TR\_ST flag is raised.

This is intended for a USBHS non-prenegotiated USB transfer size.

- **END\_B\_EN: End of Buffer Enable Control**

0: DMA Buffer End has no impact on USB packet transfer.

1: The pipe can validate the packet (according to the values programmed in the USBHS\_HSTPIPCFGx.AUTOSW and USBHS\_HSTPIPMRx.SHORTPACKETIE fields) at DMA Buffer End, i.e., when USBHS\_HSTDMSTATUS.BUFF\_COUNT reaches 0.

This is mainly for short packet OUT validations initiated by the DMA reaching the end of buffer, but could be used for IN packet truncation (discarding of unwanted packet data) at the end of DMA buffer.

- **END\_TR\_IT: End of Transfer Interrupt Enable**

0: Completion of a USBHS device-initiated buffer transfer does not trigger any interrupt at USBHS\_HSTDMSTATUSx.END\_TR\_ST rising.

1: An interrupt is sent after the buffer transfer is complete, if the USBHS device has ended the buffer transfer.

Use when the receive size is unknown.

- **END\_BUFFERIT: End of Buffer Interrupt Enable**

0: USBHS\_HSTDMSTATUSx.END\_BF\_ST rising does not trigger any interrupt.

1: An interrupt is generated when USBHS\_HSTDMSTATUSx.BUFF\_COUNT reaches zero.

- **DESC\_LD\_IT: Descriptor Loaded Interrupt Enable**

0: USBHS\_HSTDMSTATUSx.DESC\_LDST rising does not trigger any interrupt.

1: An interrupt is generated when a descriptor has been loaded from the bus.

- **BURST\_LCK: Burst Lock Enable**

0: The DMA never locks the bus access.

1: USB packets AHB data bursts are locked for maximum optimization of the bus bandwidth usage and maximization of fly-by AHB burst duration.

- **BUFF\_LENGTH: Buffer Byte Length (Write-only)**

This field determines the number of bytes to be transferred until end of buffer. The maximum channel transfer size (32 KBytes) is reached when this field is 0 (default value). If the transfer size is unknown, this field should be set to 0, but the transfer end may occur earlier under USB device control.

When this field is written, the USBHS\_HSTDMSTATUSx.BUFF\_COUNT field is updated with the write value.

Notes:

1. Bits [31:2] are only writable when issuing a channel Control Command other than “Stop Now”.
2. For reliability, it is highly recommended to wait for both the USBHS\_HSTDMSTATUSx.CHAN\_ACT and the CHAN\_ENB flags to be at 0, thus ensuring the channel has been stopped before issuing a command other than “Stop Now”.

### 36.6.68 Host DMA Channel x Status Register

**Name:** USBHS\_HSTDMASTATUSx [x=1..7]

**Address:** 0x4003871C [1], 0x4003872C [2], 0x4003873C [3], 0x4003874C [4], 0x4003875C [5], 0x4003876C [6], 0x4003877C [7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
BUFF_COUNT							
23	22	21	20	19	18	17	16
BUFF_COUNT							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	DESC_LDST	END_BF_ST	END_TR_ST	–	–	CHANN_ACT	CHANN_ENB

#### • CHANN\_ENB: Channel Enable Status

0: If cleared, the DMA channel no longer transfers data, and may load the next descriptor if the USBHS\_HSTDMACONTROLx.LDNXT\_DSC bit is set.

When any transfer is ended either due to an elapsed byte count or to completion of a USBHS device-initiated transfer, this bit is automatically reset.

1: If set, the DMA channel is currently enabled and transfers data upon request.

This bit is normally set or cleared by writing into the USBHS\_HSTDMACONTROLx.CHANN\_ENB bit field either by software or descriptor loading.

If a channel request is currently serviced when the USBHS\_HSTDMACONTROLx.CHANN\_ENB bit is cleared, the DMA FIFO buffer is drained until it is empty, then this status bit is cleared.

#### • CHANN\_ACT: Channel Active Status

0: The DMA channel is no longer trying to source the packet data.

When a packet transfer is ended, this bit is automatically reset.

1: The DMA channel is currently trying to source packet data, i.e., selected as the highest-priority requesting channel.

When a packet transfer cannot be completed due to an END\_BF\_ST, this flag stays set during the next channel descriptor load (if any) and potentially until completion of a USBHS packet transfer, if allowed by the new descriptor.

#### • END\_TR\_ST: End of Channel Transfer Status

0: Cleared automatically when read by software.

1: Set by hardware when the last packet transfer is complete, if the USBHS device has ended the transfer.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

#### • END\_BF\_ST: End of Channel Buffer Status

0: Cleared automatically when read by software.

1: Set by hardware when the BUFF\_COUNT count-down reaches zero.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

- **DESC\_LDST: Descriptor Loaded Status**

0: Cleared automatically when read by software.

1: Set by hardware when a descriptor has been loaded from the system bus.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

- **BUFF\_COUNT: Buffer Byte Count**

This field determines the current number of bytes still to be transferred for this buffer.

This field is decremented from the AHB source bus access byte width at the end of this bus address phase.

The access byte width is 4 by default, or less, at DMA start or end, if the start or end address is not aligned on a word boundary.

At the end of buffer, the DMA accesses the USBHS device only for the number of bytes needed to complete it.

Note: For IN pipes, if the receive buffer byte length (USBHS\_HSTDMACONTROL.BUFF\_LENGTH) has been defaulted to zero because the USB transfer length is unknown, the actual buffer byte length received is 0x10000-BUFF\_COUNT.

## 37. Ethernet MAC (GMAC)

### 37.1 Description

The Ethernet MAC (GMAC) module implements a 10/100 Mbps Ethernet MAC compatible with the IEEE 802.3 standard. The GMAC can operate in either half or full duplex mode at all supported speeds. The [GMAC Network Configuration Register](#) is used to select the speed, duplex mode and interface type (MII, RMII).

The GMAC includes two components:


- GEM\_MAC controlling transmit, receive, address checking and loopback
- GEM\_TSU calculates the IEEE 1588 timer values

### 37.2 Embedded Characteristics

- Compatible with IEEE Standard 802.3
- 10, 100 Mbps operation
- Full and half duplex operation at all supported speeds of operation
- Statistics Counter Registers for RMON/MIB
- MII/RMII interface to the physical layer
- Integrated physical coding
- Direct memory access (DMA) interface to external memory
- Support for 3 priority queues in DMA
- Programmable burst length and endianness for DMA
- Interrupt generation to signal receive and transmit completion, errors or other events
- Automatic pad and cyclic redundancy check (CRC) generation on transmitted frames
- Automatic discard of frames received with errors
- Receive and transmit IP, TCP and UDP checksum offload. Both IPv4 and IPv6 packet types supported
- Address checking logic for four specific 48-bit addresses, four type IDs, promiscuous mode, hash matching of unicast and multicast destination addresses and Wake-on-LAN
- Management Data Input/Output (MDIO) interface for physical layer management
- Support for jumbo frames up to 10240 bytes
- Full duplex flow control with recognition of incoming pause frames and hardware generation of transmitted pause frames
- Half duplex flow control by forcing collisions on incoming frames
- Support for 802.1Q VLAN tagging with recognition of incoming VLAN and priority tagged frames
- Support for 802.1Qbb priority-based flow control
- Programmable Inter Packet Gap (IPG) Stretch
- Recognition of IEEE 1588 PTP frames
- IEEE 1588 time stamp unit (TSU)
- Support for 802.1AS timing and synchronization
- Supports 802.1Qav traffic shaping on two highest priority queues

## 37.3 Block Diagram

Figure 37-1. Block Diagram



## 37.4 Signal Interfaces

The GMAC includes the following signal interfaces

- MII, RMI to an external PHY
- MDIO interface for external PHY management
- Slave APB interface for accessing GMAC registers
- Master AHB interface for memory access

**Table 37-1. GMAC Connections in Different Modes**

Signal Name	Function	II	RMI
GTCK	Transmit Clock or Reference Clock	TXCK	REFCK
GTEN	Transmit Enable	TXEN	TXEN
GT[3..0]	Transmit Data	TXD[3:0]	TXD[1:0]
GTERR	Transmit Coding Error	TXERR	Not Used
GRCK	Receive Clock	RXCK	Not Used
GRDV	Receive Data Valid	RXDV	CRSDV
GR[3..0]	Receive Data	RXD[3:0]	RXD[1:0]
GRERR	Receive Error	RXERR	RXERR
GCRS	Carrier Sense and Data Valid	CRS	Not Used
GCOL	Collision Detect	COL	Not Used
GMDC	Management Data Clock	MDC	MDC
GMDIO	Management Data Input/Output	MDIO	MDIO

## 37.5 Product Dependencies

### 37.5.1 I/O Lines

The pins used for interfacing the GMAC may be multiplexed with PIO lines. The programmer must first program the PIO Controller to assign the pins to their peripheral function. If I/O lines of the GMAC are not used by the application, they can be used for other purposes by the PIO Controller.

**Table 37-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
GMAC	GCOL	PD13	A
GMAC	GCRS	PD10	A
GMAC	GMDC	PD8	A
GMAC	GMDIO	PD9	A
GMAC	GRCK	PD14	A
GMAC	GRDV	PD4	A
GMAC	GRERR	PD7	A
GMAC	GRX0	PD5	A
GMAC	GRX1	PD6	A
GMAC	GRX2	PD11	A



**Table 37-2. I/O Lines**

GMAC	GRX3	PD12	A
GMAC	GTSUCOMP	PB1	B
GMAC	GTSUCOMP	PB12	B
GMAC	GTSUCOMP	PD11	C
GMAC	GTSUCOMP	PD20	C
GMAC	GTXCK	PD0	A
GMAC	GTXEN	PD1	A
GMAC	GTXER	PD17	A
GMAC	GTX0	PD2	A
GMAC	GTX1	PD3	A
GMAC	GTX2	PD15	A
GMAC	GTX3	PD16	A

**37.5.2 Power Management**

The GMAC is not continuously clocked. The user must first enable the GMAC clock in the Power Management Controller before using it (PMC\_PCER).

**37.5.3 Interrupt Sources**

The GMAC interrupt line is connected to one of the internal sources of the Advanced Interrupt Controller. Using the GMAC interrupt requires prior programming of the interrupt controller.

**Table 37-3. Peripheral IDs**

Instance	ID
GMAC	39

## 37.6 Functional Description

### 37.6.1 Media Access Controller

The Media Access Controller (MAC) transmit block takes data from FIFO, adds preamble and, if necessary, pad and frame check sequence (FCS). Both half duplex and full duplex Ethernet modes of operation are supported. When operating in half duplex mode, the MAC transmit block generates data according to the carrier sense multiple access with collision detect (CSMA/CD) protocol. The start of transmission is deferred if carrier sense (CRS) is active. If collision (COL) becomes active during transmission, a jam sequence is asserted and the transmission is retried after a random back off. The CRS and COL signals have no effect in full duplex mode.

The MAC receive block checks for valid preamble, FCS, alignment and length, and presents received frames to the MAC address checking block and FIFO. Software can configure the GMAC to receive jumbo frames up to 10240 bytes. It can optionally strip CRC from the received frame prior to transfer to FIFO.

The address checker recognizes four specific 48-bit addresses, can recognize four different type ID values, and contains a 64-bit Hash register for matching multicast and unicast addresses as required. It can recognize the broadcast address of all ones and copy all frames. The MAC can also reject all frames that are not VLAN tagged and recognize Wake on LAN events.

The MAC receive block supports offloading of IP, TCP and UDP checksum calculations (both IPv4 and IPv6 packet types supported), and can automatically discard bad checksum frames.

### 37.6.2 1588 Time Stamp Unit

The 1588 time stamp unit (TSU) is implemented as a 94-bit timer.

The 48 upper bits [93:46] of the timer count seconds and are accessible in the “[GMAC 1588 Timer Seconds High Register](#)” (GMAC\_TSH) and “[GMAC 1588 Timer Seconds Low Register](#)” (GMAC\_TSL). The 30 lower bits [45:16] of the timer count nanoseconds and are accessible in the “[GMAC 1588 Timer Nanoseconds Register](#)” (GMAC\_TN). The lowest 16 bits [15:0] of the timer count sub-nanoseconds.

The 46 lower bits roll over when they have counted to one second. The timer increments by a programmable period (to approximately 15.2 femtoseconds resolution) with each MCK period and can also be adjusted in 1ns resolution (incremented or decremented) through APB register accesses.

### 37.6.3 AHB Direct Memory Access Interface

The GMAC DMA controller is connected to the MAC FIFO interface and provides a scatter-gather type capability for packet data storage.

The DMA implements packet buffering where dual-port memories are used to buffer multiple frames.

#### 37.6.3.1 Packet Buffer DMA

- Easier to guarantee maximum line rate due to the ability to store multiple frames in the packet buffer, where the number of frames is limited by the amount of packet buffer memory and Ethernet frame size
- Full store and forward, or partial store and forward programmable options (partial store will cater for shorter latency requirements)
- Support for Transmit TCP/IP checksum offload
- Support for priority queueing
- When a collision on the line occurs during transmission, the packet will be automatically replayed directly from the packet buffer memory rather than having to re-fetch through the AHB (full store and forward ONLY)
- Received errored packets are automatically dropped before any of the packet is presented to the AHB (full store and forward ONLY), thus reducing AHB activity
- Supports manual RX packet flush capabilities
- Optional RX packet flush when there is lack of AHB resource

### 37.6.3.2 Partial Store and Forward Using Packet Buffer DMA

The DMA uses SRAM-based packet buffers, and can be programmed into a low latency mode, known as Partial Store and Forward. This allows for a reduced latency as the full packet is not buffered before forwarding. Note that this option is only available when the device is configured for full duplex operation. This feature is enabled via the programmable TX and RX Partial Store and Forward registers (GMAC\_TPSF and GMAC\_RPSF). When the transmit Partial Store and Forward mode is activated, the transmitter will only begin to forward the packet to the MAC when there is enough packet data stored in the packet buffer. Likewise, when the receive Partial Store and Forward mode is activated, the receiver will only begin to forward the packet to the AHB when enough packet data is stored in the packet buffer. The amount of packet data required to activate the forwarding process is programmable via watermark registers which are located at the same address as the partial store and forward enable bits. Note that the minimum operational value for the TX partial store and forward watermark is 20. There is no operational limit for the RX partial store and forward watermark. Enabling partial store and forward is a useful means to reduce latency, but there are performance implications. The GMAC DMA uses separate transmit and receive lists of buffer descriptors, with each descriptor describing a buffer area in memory. This allows Ethernet packets to be broken up and scattered around the AHB memory space.

### 37.6.3.3 Receive AHB Buffers

Received frames, optionally including FCS, are written to receive AHB buffers stored in memory. The receive buffer depth is programmable in the range of 64 bytes to 16 Kbytes through the DMA Configuration register (GMAC\_DCFGR), with the default being 128 bytes.

The start location for each receive AHB buffer is stored in memory in a list of receive buffer descriptors at an address location pointed to by the receive buffer queue pointer. The base address for the receive buffer queue pointer is configured in software using the Receive Buffer Queue Base Address register (GMAC\_RBQB).

Each list entry consists of two words. The first is the address of the receive AHB buffer and the second the receive status. If the length of a receive frame exceeds the AHB buffer length, the status word for the used buffer is written with zeroes except for the “start of frame” bit, which is always set for the first buffer in a frame. Bit zero of the address field is written to 1 to show the buffer has been used. The receive buffer manager then reads the location of the next receive AHB buffer and fills that with the next part of the received frame data. AHB buffers are filled until the frame is complete and the final buffer descriptor status word contains the complete frame status. Refer to [Table 37-4](#) for details of the receive buffer descriptor list.

Each receive AHB buffer start location is a word address. The start of the first AHB buffer in a frame can be offset by up to three bytes, depending on the value written to bits 14 and 15 of the Network Configuration register (GMAC\_NCFGR). If the start location of the AHB buffer is offset, the available length of the first AHB buffer is reduced by the corresponding number of bytes.

**Table 37-4. Receive Buffer Descriptor Entry**

Bit	Function
<b>Word 0</b>	
31:2	Address of beginning of buffer
1	Wrap—marks last descriptor in receive buffer descriptor list.
0	Ownership—needs to be zero for the GMAC to write data to the receive buffer. The GMAC sets this to one once it has successfully written a frame to memory. Software has to clear this bit before the buffer can be used again.
<b>Word 1</b>	
31	Global all ones broadcast address detected
30	Multicast hash match
29	Unicast hash match

**Table 37-4. Receive Buffer Descriptor Entry (Continued)**

Bit	Function
28	–
27	Specific Address Register match found, bit 25 and bit 26 indicate which Specific Address Register causes the match.
26:25	Specific Address Register match. Encoded as follows: 00: Specific Address Register 1 match 01: Specific Address Register 2 match 10: Specific Address Register 3 match 11: Specific Address Register 4 match If more than one specific address is matched only one is indicated with priority 4 down to 1.
24	This bit has a different meaning depending on whether RX checksum offloading is enabled. <b>With RX checksum offloading disabled:</b> (bit 24 clear in Network Configuration Register) Type ID register match found, bit 22 and bit 23 indicate which type ID register causes the match. <b>With RX checksum offloading enabled:</b> (bit 24 set in Network Configuration Register) 0: The frame was not SNAP encoded and/or had a VLAN tag with the Canonical Format Indicator (CFI) bit set. 1: The frame was SNAP encoded and had either no VLAN tag or a VLAN tag with the CFI bit not set.
23:22	This bit has a different meaning depending on whether RX checksum offloading is enabled. <b>With RX checksum offloading disabled:</b> (bit 24 clear in Network Configuration) Type ID register match. Encoded as follows: 00: Type ID register 1 match 01: Type ID register 2 match 10: Type ID register 3 match 11: Type ID register 4 match If more than one Type ID is matched only one is indicated with priority 4 down to 1. <b>With RX checksum offloading enabled:</b> (bit 24 set in Network Configuration Register) 00: Neither the IP header checksum nor the TCP/UDP checksum was checked. 01: The IP header checksum was checked and was correct. Neither the TCP nor UDP checksum was checked. 10: Both the IP header and TCP checksum were checked and were correct. 11: Both the IP header and UDP checksum were checked and were correct.
21	VLAN tag detected—type ID of 0x8100. For packets incorporating the stacked VLAN processing feature, this bit will be set if the second VLAN tag has a type ID of 0x8100
20	Priority tag detected—type ID of 0x8100 and null VLAN identifier. For packets incorporating the stacked VLAN processing feature, this bit will be set if the second VLAN tag has a type ID of 0x8100 and a null VLAN identifier.
19:17	VLAN priority—only valid if bit 21 is set.
16	Canonical format indicator (CFI) bit (only valid if bit 21 is set).
15	End of frame—when set the buffer contains the end of a frame. If end of frame is not set, then the only valid status bit is start of frame (bit 14).
14	Start of frame—when set the buffer contains the start of a frame. If both bits 15 and 14 are set, the buffer contains a whole frame.

**Table 37-4. Receive Buffer Descriptor Entry (Continued)**

Bit	Function
13	<p>This bit has a different meaning depending on whether jumbo frames and ignore FCS modes are enabled. If neither mode is enabled this bit will be zero.</p> <p><b>With jumbo frame mode enabled:</b> (bit 3 set in Network Configuration Register) Additional bit for length of frame (bit[13]), that is concatenated with bits[12:0]</p> <p><b>With ignore FCS mode enabled and jumbo frames disabled:</b> (bit 26 set in Network Configuration Register and bit 3 clear in Network Configuration Register) This indicates per frame FCS status as follows:</p> <p>0: Frame had good FCS</p> <p>1: Frame had bad FCS, but was copied to memory as ignore FCS enabled.</p>
12:0	<p>These bits represent the length of the received frame which may or may not include FCS depending on whether FCS discard mode is enabled.</p> <p><b>With FCS discard mode disabled:</b> (bit 17 clear in Network Configuration Register)</p> <p>Least significant 12 bits for length of frame including FCS. If jumbo frames are enabled, these 12 bits are concatenated with bit[13] of the descriptor above.</p> <p><b>With FCS discard mode enabled:</b> (bit 17 set in Network Configuration Register)</p> <p>Least significant 12 bits for length of frame excluding FCS. If jumbo frames are enabled, these 12 bits are concatenated with bit[13] of the descriptor above.</p>

To receive frames, the AHB buffer descriptors must be initialized by writing an appropriate address to bits 31:2 in the first word of each list entry. Bit 0 must be written with zero. Bit 1 is the wrap bit and indicates the last entry in the buffer descriptor list.

The start location of the receive buffer descriptor list must be written with the receive buffer queue base address before reception is enabled (receive enable in the Network Control (GMAC\_NCR) register). Once reception is enabled, any writes to the Receive Buffer Queue Base Address register are ignored. When read, it will return the current pointer position in the descriptor list, though this is only valid and stable when receive is disabled.

If the filter block indicates that a frame should be copied to memory, the receive data DMA operation starts writing data into the receive buffer. If an error occurs, the buffer is recovered.

An internal counter within the GMAC represents the receive buffer queue pointer and it is not visible through the CPU interface. The receive buffer queue pointer increments by two words after each buffer has been used. It re-initializes to the receive buffer queue base address if any descriptor has its wrap bit set.

As receive AHB buffers are used, the receive AHB buffer manager sets bit zero of the first word of the descriptor to logic one indicating the AHB buffer has been used.

Software should search through the “used” bits in the AHB buffer descriptors to find out how many frames have been received, checking the start of frame and end of frame bits.

When the DMA is configured in the packet buffer Partial Store And Forward mode, received frames are written out to the AHB buffers as soon as enough frame data exists in the packet buffer. For both cases, this may mean several full AHB buffers are used before some error conditions can be detected. If a receive error is detected the receive buffer currently being written will be recovered. Previous buffers will not be recovered. As an example, when receiving frames with cyclic redundancy check (CRC) errors or excessive length, it is possible that a frame fragment might be stored in a sequence of AHB receive buffers. Software can detect this by looking for start of frame bit set in a buffer following a buffer with no end of frame bit set.

To function properly, a 10/100 Ethernet system should have no excessive length frames or frames greater than 128 bytes with CRC errors. Collision fragments will be less than 128 bytes long, therefore it will be a rare

occurrence to find a frame fragment in a receive AHB buffer, when using the default value of 128 bytes for the receive buffers size.

When in packet buffer full store and forward mode, only good received frames are written out of the DMA, so no fragments will exist in the AHB buffers due to MAC receiver errors. There is still the possibility of fragments due to DMA errors, for example used bit read on the second buffer of a multi-buffer frame.

If bit zero of the receive buffer descriptor is already set when the receive buffer manager reads the location of the receive AHB buffer, then the buffer has been already used and cannot be used again until software has processed the frame and cleared bit zero. In this case, the “buffer not available” bit in the receive status register is set and an interrupt triggered. The receive resource error statistics register is also incremented.

When the DMA is configured in the packet buffer full store and forward mode, the user can optionally select whether received frames should be automatically discarded when no AHB buffer resource is available. This feature is selected via bit 24 of the DMA Configuration register (by default, the received frames are not automatically discarded). If this feature is off, then received packets will remain to be stored in the SRAM-based packet buffer until AHB buffer resource next becomes available. This may lead to an eventual packet buffer overflow if packets continue to be received when bit zero (used bit) of the receive buffer descriptor remains set. Note that after a used bit has been read, the receive buffer manager will re-read the location of the receive buffer descriptor every time a new packet is received. When the DMA is not configured in the packet buffer full store and forward mode and a used bit is read, the frame currently being received will be automatically discarded.

When the DMA is configured in the packet buffer full store and forward mode, a receive overrun condition occurs when the receive SRAM-based packet buffer is full, or because HRESP was not OK. In all other modes, a receive overrun condition occurs when either the AHB bus was not granted quickly enough, or because HRESP was not OK, or because a new frame has been detected by the receive block, but the status update or write back for the previous frame has not yet finished. For a receive overrun condition, the receive overrun interrupt is asserted and the buffer currently being written is recovered. The next frame that is received whose address is recognized reuses the buffer.

In any packet buffer mode, a write to bit 18 of the GMAC\_NCR will force a packet from the external SRAM-based receive packet buffer to be flushed. This feature is only acted upon when the RX DMA is not currently writing packet data out to AHB, i.e., it is in an IDLE state. If the RX DMA is active, a write to this bit is ignored.

#### 37.6.3.4 Transmit AHB Buffers

Frames to transmit are stored in one or more transmit AHB buffers. Transmit frames can be between 1 and 16384 bytes long, so it is possible to transmit frames longer than the maximum length specified in the IEEE 802.3 standard. It should be noted that zero length AHB buffers are allowed and that the maximum number of buffers permitted for each transmit frame is 128.

The start location for each transmit AHB buffer is stored in memory in a list of transmit buffer descriptors at a location pointed to by the transmit buffer queue pointer. The base address for this queue pointer is set in software using the Transmit Buffer Queue Base Address register. Each list entry consists of two words. The first is the byte address of the transmit buffer and the second containing the transmit control and status. For the packet buffer DMA, the start location for each AHB buffer is a byte address, the bottom bits of the address being used to offset the start of the data from the data-word boundary (i.e., bits 2,1 and 0 are used to offset the address for 64-bit datapaths).

Frames can be transmitted with or without automatic CRC generation. If CRC is automatically generated, pad will also be automatically generated to take frames to a minimum length of 64 bytes. When CRC is not automatically generated (as defined in word 1 of the transmit buffer descriptor), the frame is assumed to be at least 64 bytes long and pad is not generated.

An entry in the transmit buffer descriptor list is described in [Table 37-5](#).

To transmit frames, the buffer descriptors must be initialized by writing an appropriate byte address to bits [31:0] in the first word of each descriptor list entry.

The second word of the transmit buffer descriptor is initialized with control information that indicates the length of the frame, whether or not the MAC is to append CRC and whether the buffer is the last buffer in the frame.

After transmission the status bits are written back to the second word of the first buffer along with the used bit. Bit 31 is the used bit which must be zero when the control word is read if transmission is to take place. It is written to one once the frame has been transmitted. Bits[29:20] indicate various transmit error conditions. Bit 30 is the wrap bit which can be set for any buffer within a frame. If no wrap bit is encountered the queue pointer continues to increment.

The Transmit Buffer Queue Base Address register can only be updated while transmission is disabled or halted; otherwise any attempted write will be ignored. When transmission is halted the transmit buffer queue pointer will maintain its value. Therefore when transmission is restarted the next descriptor read from the queue will be from immediately after the last successfully transmitted frame. While transmit is disabled (bit 3 of the Network Control register set low), the transmit buffer queue pointer resets to point to the address indicated by the Transmit Buffer Queue Base Address register. Note that disabling receive does not have the same effect on the receive buffer queue pointer.

Once the transmit queue is initialized, transmit is activated by writing to the transmit start bit (bit 9) of the Network Control register. Transmit is halted when a buffer descriptor with its used bit set is read, a transmit error occurs, or by writing to the transmit halt bit of the Network Control register. Transmission is suspended if a pause frame is received while the pause enable bit is set in the Network Configuration register. Rewriting the start bit while transmission is active is allowed. This is implemented with TXGO variable which is readable in the Transmit Status register at bit location 3. The TXGO variable is reset when:

- Transmit is disabled.
- A buffer descriptor with its ownership bit set is read.
- Bit 10, THALT, of the Network Control register is written.
- There is a transmit error such as too many retries or a transmit underrun.

To set TXGO, write TSTART to the bit 9 of the Network Control register. Transmit halt does not take effect until any ongoing transmit finishes.

If the DMA is configured for packet buffer Partial Store and Forward mode and a collision occurs during transmission of a multi-buffer frame, transmission will automatically restart from the first buffer of the frame. For packet buffer mode, the entire contents of the frame are read into the transmit packet buffer memory, so the retry attempt will be replayed directly from the packet buffer memory rather than having to re-fetch through the AHB.

If a used bit is read midway through transmission of a multi-buffer frame, this is treated as a transmit error. Transmission stops, GTXER is asserted and the FCS will be bad.

If transmission stops due to a transmit error or a used bit being read, transmission restarts from the first buffer descriptor of the frame being transmitted when the transmit start bit is rewritten.

**Table 37-5. Transmit Buffer Descriptor Entry**

Bit	Function
<b>Word 0</b>	
31:0	Byte address of buffer
<b>Word 1</b>	
31	Used—must be zero for the GMAC to read data to the transmit buffer. The GMAC sets this to one for the first buffer of a frame once it has been successfully transmitted. Software must clear this bit before the buffer can be used again.
30	Wrap—marks last descriptor in transmit buffer descriptor list. This can be set for any buffer within the frame.
29	Retry limit exceeded, transmit error detected
28	Reserved.



**Table 37-5. Transmit Buffer Descriptor Entry (Continued)**

Bit	Function
27	Transmit frame corruption due to AHB error—set if an error occurs while midway through reading transmit frame from the AHB, including HRESP errors and buffers exhausted mid frame (if the buffers run out during transmission of a frame then transmission stops, FCS shall be bad and GTXER asserted). Also set if single frame is too large for configured packet buffer memory size.
26	Late collision, transmit error detected.
25:23	Reserved
22:20	Transmit IP/TCP/UDP checksum generation offload errors: 000: No Error. 001: The Packet was identified as a VLAN type, but the header was not fully complete, or had an error in it. 010: The Packet was identified as a SNAP type, but the header was not fully complete, or had an error in it. 011: The Packet was not of an IP type, or the IP packet was invalidly short, or the IP was not of type IPv4/IPv6. 100: The Packet was not identified as VLAN, SNAP or IP. 101: Non supported packet fragmentation occurred. For IPv4 packets, the IP checksum was generated and inserted. 110: Packet type detected was not TCP or UDP. TCP/UDP checksum was therefore not generated. For IPv4 packets, the IP checksum was generated and inserted. 111: A premature end of packet was detected and the TCP/UDP checksum could not be generated.
19:17	Reserved
16	No CRC to be appended by MAC. When set, this implies that the data in the buffers already contains a valid CRC, hence no CRC or padding is to be appended to the current frame by the MAC. This control bit must be set for the first buffer in a frame and will be ignored for the subsequent buffers of a frame. Note that this bit must be clear when using the transmit IP/TCP/UDP checksum generation offload, otherwise checksum generation and substitution will not occur.
15	Last buffer, when set this bit will indicate the last buffer in the current frame has been reached.
14	Reserved
13:0	Length of buffer

### 37.6.3.5 DMA Bursting on the AHB

The DMA will always use SINGLE, or INCR type AHB accesses for buffer management operations. When performing data transfers, the AHB burst length used can be programmed using bits 4:0 of the DMA Configuration register so that either SINGLE, INCR or fixed length incrementing bursts (INCR4, INCR8 or INCR16) are used where possible.

When there is enough space and enough data to be transferred, the programmed fixed length bursts will be used. If there is not enough data or space available, for example when at the beginning or the end of a buffer, SINGLE type accesses are used. Also SINGLE type accesses are used at 1024 byte boundaries, so that the 1 Kbyte boundaries are not burst over as per AHB requirements.

The DMA will not terminate a fixed length burst early, unless an error condition occurs on the AHB or if receive or transmit are disabled in the Network Control register.

### 37.6.3.6 DMA Packet Buffer

The DMA uses packet buffers for both transmit and receive paths. This mode allows multiple packets to be buffered in both transmit and receive directions. This allows the DMA to withstand far greater access latencies on the AHB and make more efficient use of the AHB bandwidth. There are two modes of operation—Full Store and Forward and Partial Store and Forward.




As described above (Section 37.6.3.2 "Partial Store and Forward Using Packet Buffer DMA"), the DMA can be programmed into a low latency mode, known as Partial Store and Forward. For further details of this mode, see Section 37.6.3.2.

When the DMA is in full store and forward mode, full packets are buffered which provides the possibility to:

- Discard packets with error on the receive path before they are partially written out of the DMA, thus saving AHB bus bandwidth and driver processing overhead,
- Retry collided transmit frames from the buffer, thus saving AHB bus bandwidth,
- Implement transmit IP/TCP/UDP checksum generation offload.

With the packet buffers included, the structure of the GMAC data paths is shown in Figure 37-2.

**Figure 37-2. Data Paths with Packet Buffers Included**



### 37.6.3.7 Transmit Packet Buffer

The transmitter packet buffer will continue attempting to fetch frame data from the AHB system memory until the packet buffer itself is full, at which point it will attempt to maintain its full level.

To accommodate the status and statistics associated with each frame, 3 words per packet (or 2 if the GMAC is configured in 64-bit datapath mode) are reserved at the end of the packet data. If the packet is bad and requires to be dropped, the status and statistics are the only information held on that packet. Storing the status in the DPRAM is required in order to decouple the DMA interface of the buffer from the MAC interface, to update the MAC status/statistics and to generate interrupts in the order in which the packets that they represent were fetched from the AHB memory.

If any errors occur on the AHB while reading the transmit frame, the fetching of packet data from AHB memory is halted. The MAC transmitter will continue to fetch packet data, thereby emptying the packet buffer and allowing any good non-errored frames to be transmitted successfully. Once these have been fully transmitted, the status/statistics for the errored frame will be updated and software will be informed via an interrupt that an AHB error occurred. This way, the error is reported in the correct packet order.

The transmit packet buffer will only attempt to read more frame data from the AHB when space is available in the packet buffer memory. If space is not available it must wait until the a packet fetched by the MAC completes transmission and is subsequently removed from the packet buffer memory. Note that if full store and forward mode is active and if a single frame is fetched that is too large for the packet buffer memory, the frame is flushed and the DMA halted with an error status. This is because a complete frame must be written into the packet buffer before transmission can begin, and therefore the minimum packet buffer memory size should be chosen to satisfy the maximum frame to be transmitted in the application.

In full store and forward mode, once the complete transmit frame is written into the packet buffer memory, a trigger is sent across to the MAC transmitter, which will then begin reading the frame from the packet buffer memory. Since the whole frame is present and stable in the packet buffer memory an underflow of the transmitter is not possible. The frame is kept in the packet buffer until notification is received from the MAC that the frame data has either been successfully transmitted or can no longer be retransmitted (too many retries in half duplex mode). When this notification is received the frame is flushed from memory to make room for a new frame to be fetched from AHB system memory.

In Partial Store and Forward mode, a trigger is sent across to the MAC transmitter as soon as sufficient packet data is available, which will then begin fetching the frame from the packet buffer memory. If, after this point, the MAC transmitter is able to fetch data from the packet buffer faster than the AHB DMA can fill it, an underflow of the transmitter is possible. In this case, the transmission is terminated early, and the packet buffer is completely flushed. Transmission can only be restarted by writing to the transmit START bit.

In half duplex mode, the frame is kept in the packet buffer until notification is received from the MAC that the frame data has either been successfully transmitted or can no longer be retransmitted (too many retries in half duplex mode). When this notification is received the frame is flushed from memory to make room for a new frame to be fetched from AHB system memory.

In full duplex mode, the frame is removed from the packet buffer on the fly.

Other than underflow, the only MAC related errors that can occur are due to collisions during half duplex transmissions. When a collision occurs the frame still exists in the packet buffer memory so can be retried directly from there. Only once the MAC transmitter has failed to transmit after sixteen attempts is the frame finally flushed from the packet buffer.

#### 37.6.3.8 Receive Packet Buffer

The receive packet buffer stores frames from the MAC receiver along with their status and statistics. Frames with errors are flushed from the packet buffer memory, while good frames are pushed onto the DMA AHB interface.

The receiver packet buffer monitors the FIFO write interface from the MAC receiver and translates the FIFO pushes into packet buffer writes. At the end of the received frame the status and statistics are buffered so that the information can be used when the frame is read out. When programmed in full store and forward mode, if the frame has an error the frame data is immediately flushed from the packet buffer memory allowing subsequent frames to utilise the freed up space. The status and statistics for bad frames are still used to update the GMAC registers.

To accommodate the status and statistics associated with each frame, three words per packet (or two if configured in 64-bit datapath mode) are reserved at the end of the packet data. If the packet is bad and requires to be dropped, the status and statistics are the only information held on that packet.

The receiver packet buffer will also detect a full condition so that an overflow condition can be detected. If this occurs, subsequent packets are dropped and an RX overflow interrupt is raised.

For full store and forward, the DMA only begins packet fetches once the status and statistics for a frame are available. If the frame has a bad status due to a frame error, the status and statistics are passed onto the GMAC registers. If the frame has a good status, the information is used to read the frame from the packet buffer memory and burst onto the AHB using the DMA buffer management protocol. Once the last frame data has been transferred to the packet buffer, the status and statistics are updated to the GMAC registers.

If Partial Store and Forward mode is active, the DMA will begin fetching the packet data before the status is available. As soon as the status becomes available, the DMA will fetch this information as soon as possible before continuing to fetch the remainder of the frame. Once the last frame data has been transferred to the packet buffer, the status and statistics are updated to the GMAC registers.

### 37.6.3.9 Priority Queueing in the DMA

The DMA by default uses a single transmit and receive queue. This means the list of transmit/receive buffer descriptors point to data buffers associated with a single transmit/receive data stream. The GMAC can select up to 3 priority queues. Each queue has an independent list of buffer descriptors pointing to separate data streams.

In the transmit direction, higher priority queues are always serviced before lower priority queues, with Q0 as lowest priority and Q2 as highest priority. This strict priority scheme requires the user to ensure that high priority traffic is constrained so that lower priority traffic will have required bandwidth. The GMAC DMA will determine the next queue to service by initiating a sequence of buffer descriptor reads interrogating the ownership bits of each. The buffer descriptor corresponding to the highest priority queue is read first. As an example, if the ownership bit of this descriptor is set, then the DMA will progress to reading the 2nd highest priority queue's descriptor. If that ownership bit read of this lower priority queue is set, then the DMA will read the 3rd highest priority queue's descriptor. If all the descriptors return an ownership bit set, then a resource error has occurred, an interrupt is generated and transmission is automatically halted. Transmission can only be restarted by setting the START bit in the Network Control register. The GMAC DMA will need to identify the highest available queue to transmit from when the START bit in the Network Control register is written to and the TX is in a halted state, or when the last word of any packet has been fetched from external AHB memory.

The GMAC transmit DMA maximizes the effectiveness of priority queueing by ensuring that high priority traffic be transmitted as early as possible after being fetched from AHB. High priority traffic fetched from AHB will be pushed to the MAC layer, depending on traffic shaping being enabled and the associated credit value for that queue, before any lower priority traffic that may pre-exist in the transmit SRAM-based packet buffer. This is achieved by separating the transmit SRAM-based packet buffer into regions, one region per queue. The size of each region determines the amount of SRAM space allocated per queue.

For each queue, there is an associated Transmit Buffer Queue Base Address register. For the lowest priority queue (or the only queue when only one queue is selected), the Transmit Buffer Queue Base Address is located at address 0x1C. For all other queues, the Transmit Buffer Queue Base Address registers are located at sequential addresses starting at address 0x440.

In the receive direction each packet is written to AHB data buffers in the order that it is received. For each queue, there is an independent set of receive AHB buffers for each queue. There is therefore a separate Receive Buffer Queue Base Address register for each queue. For the lowest priority queue (or the only queue when only one queue is selected), the Receive Buffer Queue Base Address is located at address 0x18. For all other queues, the Receive Buffer Queue Base Address registers are located at sequential addresses starting at address 0x480. Every received packet will pass through a programmable screening algorithm which will allocate a particular queue to that frame. The user interface to the screeners is through two types of programmable registers:

- Screening Type 1 registers—The module features 4 Screening Type 1 registers. Screening Type 1 registers hold values to match against specific IP and UDP fields of the received frames. The fields matched against are DS (Differentiated Services field of IPv4 frames), TC (Traffic class field of IPv6 frames) and/or the UDP destination port.
- Screening Type 2 registers—The module features 8 Screening Type 2 registers GMAC\_ST2RPQ. Screening Type 2 registers operate independently of Screening Type 1 registers and offer additional match capabilities. Screening Type 2 allows a screen to be configured that is the combination of all or any of the following comparisons:
  1. An enable bit VLAN priority, VLANE. A VLAN priority match will be performed if the VLAN priority enable is set. The extracted priority field in the VLAN header is compared against VLANP in the GMAC\_ST2RPQ itself.
  2. An enable bit EtherType, ETHE. The EtherType field I2ETH inside the GMAC\_ST2RPQ maps to one of 4 EtherType match registers, GMAC\_ST2ER. The extracted EtherType is compared against GMAC\_ST2ER designated by this EtherType field.
  3. An enable bit Compare A, COMPAE. This bit is associated with a Screening Type 2 Compare Word 0/1 register x, GMAC\_ST2CW0/1.
  4. An enable bit Compare B, COMPBE. This bit is associated with a Screening Type 2 Compare Word 0/1 register x, GMAC\_ST2CW0/1.
  5. An enable bit Compare C, COMPCE. This bit is associated with a Screening Type 2 Compare Word 0/1 register x, GMAC\_ST2CW0/1.

Each screener type has an enable bit, a match pattern and a queue number. If a received frame matches on an enabled screening register, then the frame will be tagged with the queue value in the associated screening register, and forwarded onto the DMA and subsequently into the external memory associated with that queue. If two screeners are matched then the one which resides at the lowest register address will take priority so care must be taken on the selection of the screener location.

When the priority queuing feature is enabled, the number of interrupt outputs from the GMAC core is increased to match the number of supported queues. The number of Interrupt Status registers is increased by the same number. Only DMA related events are reported using the individual interrupt outputs, as the GMAC can relate these events to specific queues. All other events generated within the GMAC are reported in the interrupt associated with the lowest priority queue. For the lowest priority queue (or the only queue when only 1 queue is selected), the Interrupt Status register is located at address 0x24. For all other queues, the Interrupt Status register is located at sequential addresses starting at address 0x400.

Note: The address matching is the first level of filtering. If there is a match, the screeners are the next level of filtering for routing the data to the appropriate queue. See [Section 37.6.7 "MAC Filtering Block"](#) for more details.

The additional screening done by the functions Compare A, B, and C each have an enable bit and compare register field. COMPA, COMPB and COMPC in GMAC\_ST2RPQ are pointers to a configured offset (OFFSVVAL), value (COMPVAL), and mask (MASKVAL). If enabled, the compare is true if the data at the offset into the frame, ANDed with MASKVAL, is equal to the value of COMPVAL ANDed with MASKVAL. A 16-bit word comparison is done. The byte at the offset number of bytes from the index start is compared to bits 7:0 of the configured COMPVAL and MASKVAL. The byte at the offset number of bytes + 1 from the index start is compared to bits 15:8 of the configured COMPVAL and MASKVAL.

The offset value in bytes, OFFSVVAL, ranges from 0 to 127 bytes from either the start of the frame, the byte after the EtherType field, the byte after the IP header (IPv4 or IPv6) or the byte after the TCP/UDP header. Note the logic to decode the IP header or the TCP/UDP header is reused from the TCP/UDP/IP checksum offload logic and therefore has the same restrictions on use (the main limitation is that IP fragmentation is not supported). Refer to the Checksum Offload for IP, TCP and UDP section of this documentation for further details.

Compare A, B, and C use a common set of 24 GMAC\_ST2CW0/1 registers, thus all COMPA, COMPB and COMPC fields in the registers GMAC\_ST2RPQ point to a single pool of 24 GMAC\_ST2CW0/1 registers.

Note that Compare A, B and C together allow matching against an arbitrary 48 bits of data and so can be used to match against a MAC address.

All enabled comparisons are ANDed together to form the overall type 2 screening match.

#### 37.6.4 MAC Transmit Block

The MAC transmitter can operate in either half duplex or full duplex mode and transmits frames in accordance with the Ethernet IEEE 802.3 standard. In half duplex mode, the CSMA/CD protocol of the IEEE 802.3 specification is followed.

A small input buffer receives data through the FIFO interface which will extract data in 32-bit form. All subsequent processing prior to the final output is performed in bytes.

Transmit data can be output using the MII interface.

Frame assembly starts by adding preamble and the start frame delimiter. Data is taken from the transmit FIFO interface a word at a time.

If necessary, padding is added to take the frame length to 60 bytes. CRC is calculated using an order 32-bit polynomial. This is inverted and appended to the end of the frame taking the frame length to a minimum of 64 bytes. If the no CRC bit is set in the second word of the last buffer descriptor of a transmit frame, neither pad nor CRC are appended. The no CRC bit can also be set through the FIFO interface.

In full duplex mode (at all data rates), frames are transmitted immediately. Back to back frames are transmitted at least 96 bit times apart to guarantee the interframe gap.

In half duplex mode, the transmitter checks carrier sense. If asserted, the transmitter waits for the signal to become inactive, and then starts transmission after the interframe gap of 96 bit times. If the collision signal is asserted during transmission, the transmitter will transmit a jam sequence of 32 bits taken from the data register and then retry transmission after the back off time has elapsed. If the collision occurs during either the preamble or Start Frame Delimiter (SFD), then these fields will be completed prior to generation of the jam sequence.

The back off time is based on an XOR of the 10 least significant bits of the data coming from the transmit FIFO interface and a 10-bit pseudo random number generator. The number of bits used depends on the number of collisions seen. After the first collision 1 bit is used, then the second 2 bits and so on up to the maximum of 10 bits. All 10 bits are used above ten collisions. An error will be indicated and no further attempts will be made if 16 consecutive attempts cause collision. This operation is compliant with the description in Clause 4.2.3.2.5 of the IEEE 802.3 standard which refers to the truncated binary exponential back off algorithm.

In 10/100 mode, both collisions and late collisions are treated identically, and back off and retry will be performed up to 16 times. This condition is reported in the transmit buffer descriptor word 1 (late collision, bit 26) and also in the Transmit Status register (late collision, bit 7). An interrupt can also be generated (if enabled) when this exception occurs, and bit 5 in the Interrupt Status register will be set.

In all modes of operation, if the transmit DMA underruns, a bad CRC is automatically appended using the same mechanism as jam insertion and the GTXER signal is asserted. For a properly configured system this should never happen and also it is impossible if configured to use the DMA with packet buffers, as the complete frame is buffered in local packet buffer memory.

By setting when bit 28 is set in the Network Configuration register, the Inter Packet Gap (IPG) may be stretched beyond 96 bits depending on the length of the previously transmitted frame and the value written to the IPG Stretch register (GMAC\_IPGS). The least significant 8 bits of the IPG Stretch register multiply the previous frame length (including preamble). The next significant 8 bits (+1 so as not to get a divide by zero) divide the frame length to generate the IPG. IPG stretch only works in full duplex mode and when bit 28 is set in the Network Configuration register. The IPG Stretch register cannot be used to shrink the IPG below 96 bits.

If the back pressure bit is set in the Network Control register, or if the HDFC configuration bit is set in the GMAC\_UR register (10M or 100M half duplex mode), the transmit block transmits 64 bits of data, which can

consist of 16 nibbles of 1011 or in bit rate mode 64 1s, whenever it sees an incoming frame to force a collision. This provides a way of implementing flow control in half duplex mode.

### 37.6.5 MAC Receive Block

All processing within the MAC receive block is implemented using a 16-bit data path. The MAC receive block checks for valid preamble, FCS, alignment and length, presents received frames to the FIFO interface and stores the frame destination address for use by the address checking block.

If, during the frame reception, the frame is found to be too long, a bad frame indication is sent to the FIFO interface. The receiver logic ceases to send data to memory as soon as this condition occurs.

At end of frame reception the receive block indicates to the DMA block whether the frame is good or bad. The DMA block will recover the current receive buffer if the frame was bad.

Ethernet frames are normally stored in DMA memory complete with the FCS. Setting the FCS remove bit in the network configuration (bit 17) causes frames to be stored without their corresponding FCS. The reported frame length field is reduced by four bytes to reflect this operation.

The receive block signals to the register block to increment the alignment, CRC (FCS), short frame, long frame, jabber or receive symbol errors when any of these exception conditions occur.

If bit 26 is set in the network configuration, CRC errors will be ignored and CRC errored frames will not be discarded, though the Frame Check Sequence Errors statistic register will still be incremented. Additionally, if not enabled for jumbo frames mode, then bit[13] of the receiver descriptor word 1 will be updated to indicate the FCS validity for the particular frame. This is useful for applications such as EtherCAT whereby individual frames with FCS errors must be identified.

Received frames can be checked for length field error by setting the length field error frame discard bit of the Network Configuration register (bit-16). When this bit is set, the receiver compares a frame's measured length with the length field (bytes 13 and 14) extracted from the frame. The frame is discarded if the measured length is shorter. This checking procedure is for received frames between 64 bytes and 1518 bytes in length.

Each discarded frame is counted in the 10 bit length field error statistics register. Frames where the length field is greater than or equal to 0x0600 hex will not be checked.

### 37.6.6 Checksum Offload for IP, TCP and UDP

The GMAC can be programmed to perform IP, TCP and UDP checksum offloading in both receive and transmit directions, which is enabled by setting bit 24 in the Network Configuration register for receive and bit 11 in the DMA Configuration register for transmit.

IPv4 packets contain a 16-bit checksum field, which is the 16-bit 1's complement of the 1's complement sum of all 16-bit words in the header. TCP and UDP packets contain a 16-bit checksum field, which is the 16-bit 1's complement of the 1's complement sum of all 16-bit words in the header, the data and a conceptual IP pseudo header.

To calculate these checksums in software requires each byte of the packet to be processed. For TCP and UDP this can use a large amount of processing power. Offloading the checksum calculation to hardware can result in significant performance improvements.

For IP, TCP or UDP checksum offload to be useful, the operating system containing the protocol stack must be aware that this offload is available so that it can make use of the fact that the hardware can either generate or verify the checksum.

#### 37.6.6.1 Receiver Checksum Offload

When receive checksum offloading is enabled in the GMAC, the IPv4 header checksum is checked as per RFC 791, where the packet meets the following criteria:

- If present, the VLAN header must be four octets long and the CFI bit must not be set.



- Encapsulation must be RFC 894 Ethernet Type Encoding or RFC 1042 SNAP Encoding.
- IPv4 packet
- IP header is of a valid length

The GMAC also checks the TCP checksum as per RFC 793, or the UDP checksum as per RFC 768, if the following criteria are met:

- IPv4 or IPv6 packet
- Good IP header checksum (if IPv4)
- No IP fragmentation
- TCP or UDP packet

When an IP, TCP or UDP frame is received, the receive buffer descriptor gives an indication if the GMAC was able to verify the checksums. There is also an indication if the frame had SNAP encapsulation. These indication bits will replace the type ID match indication bits when the receive checksum offload is enabled. For details of these indication bits refer to [Table 37-4 “Receive Buffer Descriptor Entry”](#).

If any of the checksums are verified as incorrect by the GMAC, the packet is discarded and the appropriate statistics counter incremented.

#### 37.6.6.2 Transmitter Checksum Offload

The transmitter checksum offload is only available if the full store and forward mode is enabled. This is because the complete frame to be transmitted must be read into the packet buffer memory before the checksum can be calculated and written back into the headers at the beginning of the frame.

Transmitter checksum offload is enabled by setting bit [11] in the DMA Configuration register. When enabled, it will monitor the frame as it is written into the transmitter packet buffer memory to automatically detect the protocol of the frame. Protocol support is identical to the receiver checksum offload.

For transmit checksum generation and substitution to occur, the protocol of the frame must be recognized and the frame must be provided without the FCS field, by making sure that bit [16] of the transmit descriptor word 1 is clear. If the frame data already had the FCS field, this would be corrupted by the substitution of the new checksum fields.

If these conditions are met, the transmit checksum offload engine will calculate the IP, TCP and UDP checksums as appropriate. Once the full packet is completely written into packet buffer memory, the checksums will be valid and the relevant DPRAM locations will be updated for the new checksum fields as per standard IP/TCP and UDP packet structures.

If the transmitter checksum engine is prevented from generating the relevant checksums, bits [22:20] of the transmitter DMA writeback status will be updated to identify the reason for the error. Note that the frame will still be transmitted but without the checksum substitution, as typically the reason that the substitution did not occur was that the protocol was not recognized.

#### 37.6.7 MAC Filtering Block

The filter block determines which frames should be written to the FIFO interface and on to the DMA.

Whether a frame is passed depends on what is enabled in the Network Configuration register, the state of the external matching pins, the contents of the specific address, type and Hash registers and the frame's destination address and type field.

If bit 25 of the Network Configuration register is not set, a frame will not be copied to memory if the GMAC is transmitting in half duplex mode at the time a destination address is received.

Ethernet frames are transmitted a byte at a time, least significant bit first. The first six bytes (48 bits) of an Ethernet frame make up the destination address. The first bit of the destination address, which is the LSB of the first byte of the frame, is the group or individual bit. This is one for multicast addresses and zero for unicast. The all ones address is the broadcast address and a special case of multicast.

The GMAC supports recognition of four specific addresses. Each specific address requires two registers, Specific Address register Bottom and Specific Address register Top. Specific Address register Bottom stores the first four bytes of the destination address and Specific Address register Top contains the last two bytes. The addresses stored can be specific, group, local or universal.

The destination address of received frames is compared against the data stored in the Specific Address registers once they have been activated. The addresses are deactivated at reset or when their corresponding Specific Address register Bottom is written. They are activated when Specific Address register Top is written. If a receive frame address matches an active address, the frame is written to the FIFO interface and on to DMA memory.

Frames may be filtered using the type ID field for matching. Four type ID registers exist in the register address space and each can be enabled for matching by writing a one to the MSB (bit 31) of the respective register. When a frame is received, the matching is implemented as an OR function of the various types of match.

The contents of each type ID register (when enabled) are compared against the length/type ID of the frame being received (e.g., bytes 13 and 14 in non-VLAN and non-SNAP encapsulated frames) and copied to memory if a match is found. The encoded type ID match bits (Word 0, Bit 22 and Bit 23) in the receive buffer descriptor status are set indicating which type ID register generated the match, if the receive checksum offload is disabled.

The reset state of the type ID registers is zero, hence each is initially disabled.

The following example illustrates the use of the address and type ID match registers for a MAC address of 21:43:65:87:A9:CB:

Preamble	55
SFD	D5
DA (Octet 0 - LSB)	21
DA (Octet 1)	43
DA (Octet 2)	65
DA (Octet 3)	87
DA (Octet 4)	A9
DA (Octet 5 - MSB)	CB
SA (LSB)	00 <sup>(1)</sup>
SA	00 <sup>(1)</sup>
SA	00 <sup>(1)</sup>
SA	00 <sup>(1)</sup>
SA	00 <sup>(1)</sup>
SA (MSB)	00 <sup>(1)</sup>
Type ID (MSB)	43
Type ID (LSB)	21

Note: 1. Contains the address of the transmitting device

The sequence above shows the beginning of an Ethernet frame. Byte order of transmission is from top to bottom as shown. For a successful match to specific address 1, the following address matching registers must be set up:

Specific Address 1 Bottom register (GMAC\_SAB1) (Address 0x088) 0x87654321

Specific Address 1 Top register (GMAC\_SAT1) (Address 0x08C) 0x0000CBA9

For a successful match to the type ID, the following Type ID Match 1 register must be set up:

Type ID Match 1 register (GMAC\_TIDM1) (Address 0x0A8) 0x80004321



### 37.6.8 Broadcast Address

Frames with the broadcast address of 0xFFFFFFFF are stored to memory only if the 'no broadcast' bit in the Network Configuration register is set to zero.

### 37.6.9 Hash Addressing

The hash address register is 64 bits long and takes up two locations in the memory map. The least significant bits are stored in Hash Register Bottom and the most significant bits in Hash Register Top.

The unicast hash enable and the multicast hash enable bits in the Network Configuration register enable the reception of hash matched frames. The destination address is reduced to a 6-bit index into the 64-bit Hash register using the following hash function: The hash function is an XOR of every sixth bit of the destination address.

```
hash_index[05] = da[05] ^ da[11] ^ da[17] ^ da[23] ^ da[29] ^ da[35] ^ da[41] ^
da[47]
hash_index[04] = da[04] ^ da[10] ^ da[16] ^ da[22] ^ da[28] ^ da[34] ^ da[40] ^
da[46]
hash_index[03] = da[03] ^ da[09] ^ da[15] ^ da[21] ^ da[27] ^ da[33] ^ da[39] ^
da[45]
hash_index[02] = da[02] ^ da[08] ^ da[14] ^ da[20] ^ da[26] ^ da[32] ^ da[38] ^
da[44]
hash_index[01] = da[01] ^ da[07] ^ da[13] ^ da[19] ^ da[25] ^ da[31] ^ da[37] ^
da[43]
hash_index[00] = da[00] ^ da[06] ^ da[12] ^ da[18] ^ da[24] ^ da[30] ^ da[36] ^
da[42]
```

da[0]

represents the least significant bit of the first byte received, that is, the multicast/unicast indicator, and da[47] represents the most significant bit of the last byte received.

If the hash index points to a bit that is set in the Hash register then the frame will be matched according to whether the frame is multicast or unicast.

A multicast match will be signalled if the multicast hash enable bit is set, da[0] is logic 1 and the hash index points to a bit set in the Hash register.

A unicast match will be signalled if the unicast hash enable bit is set, da[0] is logic 0 and the hash index points to a bit set in the Hash register.

To receive all multicast frames, the Hash register should be set with all ones and the multicast hash enable bit should be set in the Network Configuration register.

#### 37.6.10 Copy all Frames (Promiscuous Mode)

If the Copy All Frames bit is set in the Network Configuration register then all frames (except those that are too long, too short, have FCS errors or have GRXER asserted during reception) will be copied to memory. Frames with FCS errors will be copied if bit 26 is set in the Network Configuration register.

#### 37.6.11 Disable Copy of Pause Frames

Pause frames can be prevented from being written to memory by setting the disable copying of pause frames control bit 23 in the Network Configuration register. When set, pause frames are not copied to memory regardless of the Copy All Frames bit, whether a hash match is found, a type ID match is identified or if a destination address match is found.

### 37.6.12 VLAN Support

The following table describes an Ethernet encoded 802.1Q VLAN tag.

**Table 37-6. 802.1Q VLAN Tag**

TPID (Tag Protocol Identifier) 16 bits	TCI (Tag Control Information) 16 bits
0x8100	First 3 bits priority, then CFI bit, last 12 bits VID

The VLAN tag is inserted at the 13th byte of the frame adding an extra four bytes to the frame. To support these extra four bytes, the GMAC can accept frame lengths up to 1536 bytes by setting bit 8 in the Network Configuration register.

If the VID (VLAN identifier) is null (0x000) this indicates a priority-tagged frame.

The following bits in the receive buffer descriptor status word give information about VLAN tagged frames:-

- Bit 21 set if receive frame is VLAN tagged (i.e., type ID of 0x8100).
- Bit 20 set if receive frame is priority tagged (i.e., type ID of 0x8100 and null VID). (If bit 20 is set, bit 21 will be set also.)
- Bit 19, 18 and 17 set to priority if bit 21 is set.
- Bit 16 set to CFI if bit 21 is set.

The GMAC can be configured to reject all frames except VLAN tagged frames by setting the discard non-VLAN frames bit in the Network Configuration register.

### 37.6.13 Wake on LAN Support

The receive block supports Wake on LAN by detecting the following events on incoming receive frames:

- Magic packet
- Address Resolution Protocol (ARP) request to the device IP address
- Specific address 1 filter match
- Multicast hash filter match

These events can be individually enabled through bits [19:16] of the Wake on LAN register. Also, for Wake on LAN detection to occur, receive enable must be set in the Network Control register, however a receive buffer does not have to be available.

In case of an ARP request, specific address 1 or multicast filter events will occur even if the frame is errored. For magic packet events, the frame must be correctly formed and error free.

A magic packet event is detected if all of the following are true:

- Magic packet events are enabled through bit 16 of the Wake on LAN register
- The frame's destination address matches specific address 1
- The frame is correctly formed with no errors
- The frame contains at least 6 bytes of 0xFF for synchronization
- There are 16 repetitions of the contents of Specific Address 1 register immediately following the synchronization

An ARP request event is detected if all of the following are true:

- ARP request events are enabled through bit 17 of the Wake on LAN register
- Broadcasts are allowed by bit 5 in the Network Configuration register
- The frame has a broadcast destination address (bytes 1 to 6)
- The frame has a type ID field of 0x0806 (bytes 13 and 14)
- The frame has an ARP operation field of 0x0001 (bytes 21 and 22)

- The least significant 16 bits of the frame's ARP target protocol address (bytes 41 and 42) match the value programmed in bits[15:0] of the Wake on LAN register

The decoding of the ARP fields adjusts automatically if a VLAN tag is detected within the frame. The reserved value of 0x0000 for the Wake on LAN target address value will not cause an ARP request event, even if matched by the frame.

A specific address 1 filter match event will occur if all of the following are true:

- Specific address 1 events are enabled through bit 18 of the Wake on LAN register
- The frame's destination address matches the value programmed in the Specific Address 1 registers

A multicast filter match event will occur if all of the following are true:

- Multicast hash events are enabled through bit 19 of the Wake on LAN register
- Multicast hash filtering is enabled through bit 6 of the Network Configuration register
- The frame destination address matches against the multicast hash filter
- The frame destination address is not a broadcast

### 37.6.14 IEEE 1588 Support

IEEE 1588 is a standard for precision time synchronization in local area networks. It works with the exchange of special Precision Time Protocol (PTP) frames. The PTP messages can be transported over IEEE 802.3/Ethernet, over Internet Protocol Version 4 or over Internet Protocol Version 6 as described in the annex of IEEE P1588.D2.1. GMAC output pins indicate the message time-stamp point (asserted on the start packet delimiter and de-asserted at end of frame) for all frames and the passage of PTP event frames (asserted when a PTP event frame is detected and de-asserted at end of frame).

IEEE 802.1AS is a subset of IEEE 1588. One difference is that IEEE 802.1AS uses the Ethernet multicast address 0180C200000E for sync frame recognition whereas IEEE 1588 does not. GMAC is designed to recognize sync frames with both IEEE 802.1AS and IEEE 1588 addresses and so can support both 1588 and 802.1AS frame recognition simultaneously.

Synchronization between master and slave clocks is a two stage process.

**First**, the offset between the master and slave clocks is corrected by the master sending a sync frame to the slave with a follow up frame containing the exact time the sync frame was sent. Hardware assist modules at the master and slave side detect exactly when the sync frame was sent by the master and received by the slave. The slave then corrects its clock to match the master clock.

**Second**, the transmission delay between the master and slave is corrected. The slave sends a delay request frame to the master which sends a delay response frame in reply. Hardware assist modules at the master and slave side detect exactly when the delay request frame was sent by the slave and received by the master. The slave will now have enough information to adjust its clock to account for delay. For example, if the slave was assuming zero delay, the actual delay will be half the difference between the transmit and receive time of the delay request frame (assuming equal transmit and receive times) because the slave clock will be lagging the master clock by the delay time already.

The time-stamp is taken when the message time-stamp point passes the clock time-stamp point. This can generate an interrupt if enabled (GMAC\_IER). However, MAC Filtering configuration is needed to actually 'copy' the message to memory. For Ethernet, the message time-stamp point is the SFD and the clock time-stamp point is the MII interface. (The IEEE 1588 specification refers to sync and delay\_req messages as event messages as these require time-stamping. These events are captured in the registers GMAC\_TSSx, GMAC\_EFTx and GMAC\_EFRx, respectively. Follow up, delay response and management messages do not require time-stamping and are referred to as general messages.)

1588 version 2 defines two additional PTP event messages. These are the peer delay request (Pdelay\_Req) and peer delay response (Pdelay\_Resp) messages. These events are captured in the registers GMAC\_PEFTx and

GMAC\_PEFRx, respectively. These messages are used to calculate the delay on a link. Nodes at both ends of a link send both types of frames (regardless of whether they contain a master or slave clock). The Pdelay\_Resp message contains the time at which a Pdelay\_Req was received and is itself an event message. The time at which a Pdelay\_Resp message is received is returned in a Pdelay\_Resp\_Follow\_Up message.

1588 version 2 introduces transparent clocks of which there are two kinds, peer-to-peer (P2P) and end-to-end (E2E). Transparent clocks measure the transit time of event messages through a bridge and amend a correction field within the message to allow for the transit time. P2P transparent clocks additionally correct for the delay in the receive path of the link using the information gathered from the peer delay frames. With P2P transparent clocks delay\_req messages are not used to measure link delay. This simplifies the protocol and makes larger systems more stable.

The GMAC recognizes four different encapsulations for PTP event messages:

1. 1588 version 1 (UDP/IPv4 multicast)
2. 1588 version 2 (UDP/IPv4 multicast)
3. 1588 version 2 (UDP/IPv6 multicast)
4. 1588 version 2 (Ethernet multicast)

**Table 37-7. Example of Sync Frame in 1588 Version 1 Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—
Type (Octets 12–13)	0800
IP stuff (Octets 14–22)	—
UDP (Octet 23)	11
IP stuff (Octets 24–29)	—
IP DA (Octets 30–32)	E00001
IP DA (Octet 33)	81 or 82 or 83 or 84
Source IP port (Octets 34–35)	—
Dest IP port (Octets 36–37)	013F
Other stuff (Octets 38–42)	—
Version PTP (Octet 43)	01
Other stuff (Octets 44–73)	—
Control (Octet 74)	00
Other stuff (Octets 75–168)	—

**Table 37-8. Example of Delay Request Frame in 1588 Version 1 Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—
Type (Octets 12–13)	0800

**Table 37-8. Example of Delay Request Frame in 1588 Version 1 Format (Continued)**

Frame Segment	Value
IP stuff (Octets 14–22)	—
UDP (Octet 23)	11
IP stuff (Octets 24–29)	—
IP DA (Octets 30–32)	E00001
IP DA (Octet 33)	81 or 82 or 83 or 84
Source IP port (Octets 34–35)	—
Dest IP port (Octets 36–37)	013F
Other stuff (Octets 38–42)	—
Version PTP (Octet 43)	01
Other stuff (Octets 44–73)	—
Control (Octet 74)	01
Other stuff (Octets 75–168)	—

For 1588 version 1 messages, sync and delay request frames are indicated by the GMAC if the frame type field indicates TCP/IP, UDP protocol is indicated, the destination IP address is 224.0.1.129/130/131 or 132, the destination UDP port is 319 and the control field is correct.

The control field is 0x00 for sync frames and 0x01 for delay request frames.

For 1588 version 2 messages, the type of frame is determined by looking at the message type field in the first byte of the PTP frame. Whether a frame is version 1 or version 2 can be determined by looking at the version PTP field in the second byte of both version 1 and version 2 PTP frames.

In version 2 messages sync frames have a message type value of 0x0, delay\_req have 0x1, Pdelay\_Req have 0x2 and Pdelay\_Resp have 0x3.

**Table 37-9. Example of Sync Frame in 1588 Version 2 (UDP/IPv4) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—
Type (Octets 12–13)	0800
IP stuff (Octets 14–22)	—
UDP (Octet 23)	11
IP stuff (Octets 24–29)	—
IP DA (Octets 30–33)	E0000181
Source IP port (Octets 34–35)	—
Dest IP port (Octets 36–37)	013F
Other stuff (Octets 38–41)	—
Message type (Octet 42)	00
Version PTP (Octet 43)	02

**Table 37-10. Example of Pdelay\_Req Frame in 1588 Version 2 (UDP/IPv4) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—
Type (Octets 12–13)	0800
IP stuff (Octets 14–22)	—
UDP (Octet 23)	11
IP stuff (Octets 24–29)	—
IP DA (Octets 30–33)	E000006B
Source IP port (Octets 34–35)	—
Dest IP port (Octets 36–37)	013F
Other stuff (Octets 38–41)	—
Message type (Octet 42)	02
Version PTP (Octet 43)	02

**Table 37-11. Example of Sync Frame in 1588 Version 2 (UDP/IPv6) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—
Type (Octets 12–13)	86dd
IP stuff (Octets 14–19)	—
UDP (Octet 20)	11
IP stuff (Octets 21–37)	—
IP DA (Octets 38–53)	FF0X000000000018
Source IP port (Octets 54–55)	—
Dest IP port (Octets 56–57)	013F
Other stuff (Octets 58–61)	—
Message type (Octet 62)	00
Other stuff (Octets 63–93)	—
Version PTP (Octet 94)	02

**Table 37-12. Example of Pdelay\_Resp Frame in 1588 Version 2 (UDP/IPv6) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	—
SA (Octets 6–11)	—

**Table 37-12. Example of Pdelay\_Resp Frame in 1588 Version 2 (UDP/IPv6) Format (Continued)**

Frame Segment	Value
Type (Octets 12–13)	86dd
IP stuff (Octets 14–19)	—
UDP (Octet 20)	11
IP stuff (Octets 21–37)	—
IP DA (Octets 38–53)	FF0200000000006B
Source IP port (Octets 54–55)	—
Dest IP port (Octets 56–57)	013F
Other stuff (Octets 58–61)	—
Message type (Octet 62)	03
Other stuff (Octets 63–93)	—
Version PTP (Octet 94)	02

For the multicast address 011B19000000 sync and delay request frames are recognized depending on the message type field, 00 for sync and 01 for delay request.

**Table 37-13. Example of Sync Frame in 1588 Version 2 (Ethernet Multicast) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	011B19000000
SA (Octets 6–11)	—
Type (Octets 12–13)	88F7
Message type (Octet 14)	00
Version PTP (Octet 15)	02

Pdelay request frames need a special multicast address so they can pass through ports blocked by the spanning tree protocol. For the multicast address 0180C200000E sync, Pdelay\_Req and Pdelay\_Resp frames are recognized depending on the message type field, 00 for sync, 02 for pdelay request and 03 for pdelay response.

**Table 37-14. Example of Pdelay\_Req Frame in 1588 Version 2 (Ethernet Multicast) Format**

Frame Segment	Value
Preamble/SFD	55555555555555D5
DA (Octets 0–5)	0180C200000E
SA (Octets 6–11)	—
Type (Octets 12–13)	88F7
Message type (Octet 14)	00
Version PTP (Octet 15)	02

### 37.6.15 Time Stamp Unit

The TSU consists of a timer and registers to capture the time at which PTP event frames cross the message timestamp point. An interrupt is issued when a capture register is updated.

The timer is implemented as a 94-bit register with the upper 48 bits counting seconds, the next 30 bits counting nanoseconds and the lowest 16 bits counting sub-nanoseconds. The lower 46 bits rolls over when they have counted to one second. An interrupt is generated when the seconds increment. The timer value can be read, written and adjusted through the APB interface. The timer is clocked by MCK.

The amount by which the timer increments each clock cycle is controlled by the timer increment registers (GMAC\_TI). Bits 7:0 are the default increment value in nanoseconds and an additional 16 bits of sub-nanosecond resolution are available using the Timer Increment Sub-nanoseconds register (GMAC\_TISUBN). If the rest of the register is written with zero, the timer increments by the value in [7:0], plus the value of the GMAC\_TISUBN, each clock cycle.

The GMAC\_TISUBN allows a resolution of approximately 15 femtoseconds.

Bits 15:8 of the increment register are the alternative increment value in nanoseconds and bits 23:16 are the number of increments after which the alternative increment value is used. If 23:16 are zero then the alternative increment value will never be used.

Taking the example of 10.2 MHz, there are 102 cycles every ten microseconds or 51 every five microseconds. So a timer with a 10.2 MHz clock source is constructed by incrementing by 98 ns for fifty cycles and then incrementing by 100 ns ( $98 \times 50 + 100 = 5000$ ). This is programmed by setting the 1588 Timer Increment register to 0x00326462.

For a 49.8 MHz clock source it would be 20 ns for 248 cycles followed by an increment of 40 ns ( $20 \times 248 + 40 = 5000$ ) programmed as 0x00F82814.

Having eight bits for the “number of increments” field allows frequencies up to 50 MHz to be supported with 200 kHz resolution.

Without the alternative increment field the period of the clock would be limited to an integer number of nanoseconds, resulting in supported clock frequencies of 8, 10, 20, 25, 40, 50, 100, 125, 200 and 250 MHz.

There are eight additional 80-bit registers that capture the time at which PTP event frames are transmitted and received. An interrupt is issued when these registers are updated. The TSU timer count value can be compared to a programmable comparison value. For the comparison, the 48 bits of the seconds value and the upper 22 bits of the nanoseconds value are used. A signal is output from the core to indicate when the TSU timer count value is equal to the comparison value stored in the TSU timer comparison value registers (0x0DC, 0x0E0 and 0x0E4). An interrupt can also be generated (if enabled) when the TSU timer count value and comparison value are equal, mapped to bit 29 of the interrupt status register.

### 37.6.16 MAC 802.3 Pause Frame Support

Note: See Clause 31, and Annex 31A and 31B of the IEEE standard 802.3 for a full description of MAC 802.3 pause operation.

The following table shows the start of a MAC 802.3 pause frame.

**Table 37-15. Start of an 802.3 Pause Frame**

Address		Type (MAC Control Frame)	Pause	
Destination	Source		Opcode	Time
0x0180C2000001	6 bytes	0x8808	0x0001	2 bytes

The GMAC supports both hardware controlled pause of the transmitter, upon reception of a pause frame, and hardware generated pause frame transmission.

#### 37.6.16.1 802.3 Pause Frame Reception

Bit 13 of the Network Configuration register is the pause enable control for reception. If this bit is set, transmission will pause if a non zero pause quantum frame is received.



If a valid pause frame is received then the Pause Time register is updated with the new frame's pause time, regardless of whether a previous pause frame is active or not. An interrupt (either bit 12 or bit 13 of the Interrupt Status register) is triggered when a pause frame is received, but only if the interrupt has been enabled (bit 12 and bit 13 of the Interrupt Mask register). Pause frames received with non zero quantum are indicated through the interrupt bit 12 of the Interrupt Status register. Pause frames received with zero quantum are indicated on bit 13 of the Interrupt Status register.

Once the Pause Time register is loaded and the frame currently being transmitted has been sent, no new frames are transmitted until the pause time reaches zero. The loading of a new pause time, and hence the pausing of transmission, only occurs when the GMAC is configured for full duplex operation. If the GMAC is configured for half duplex there will be no transmission pause, but the pause frame received interrupt will still be triggered. A valid pause frame is defined as having a destination address that matches either the address stored in Specific Address register 1 or if it matches the reserved address of 0x0180C2000001. It must also have the MAC control frame type ID of 0x8808 and have the pause opcode of 0x0001.

Pause frames that have frame check sequence (FCS) or other errors will be treated as invalid and will be discarded. 802.3 Pause frames that are received after Priority-based Flow Control (PFC) has been negotiated will also be discarded. Valid pause frames received will increment the pause frames received statistic register.

The pause time register decrements every 512 bit times once transmission has stopped. For test purposes, the retry test bit can be set (bit 12 in the Network Configuration register) which causes the Pause Time register to decrement every GTXCK cycle once transmission has stopped.

The interrupt (bit 13 in the Interrupt Status register) is asserted whenever the Pause Time register decrements to zero (assuming it has been enabled by bit 13 in the Interrupt Mask register). This interrupt is also set when a zero quantum pause frame is received.

#### 37.6.16.2 802.3 Pause Frame Transmission

Automatic transmission of pause frames is supported through the transmit pause frame bits of the Network Control register. If either bit 11 or bit 12 of the Network Control register is written with logic 1, an 802.3 pause frame will be transmitted, providing full duplex is selected in the Network Configuration register and the transmit block is enabled in the Network Control register.

Pause frame transmission will happen immediately if transmit is inactive or if transmit is active between the current frame and the next frame due to be transmitted.

Transmitted pause frames comprise the following:

- A destination address of 01-80-C2-00-00-01
- A source address taken from Specific Address register 1
- A type ID of 88-08 (MAC control frame)
- A pause opcode of 00-01
- A pause quantum register
- Fill of 00 to take the frame to minimum frame length
- Valid FCS

The pause quantum used in the generated frame will depend on the trigger source for the frame as follows:

- If bit 11 is written with a one, the pause quantum will be taken from the Transmit Pause Quantum register. The Transmit Pause Quantum register resets to a value of 0xFFFF giving maximum pause quantum as default.
- If bit 12 is written with a one, the pause quantum will be zero.

After transmission, a pause frame transmitted interrupt will be generated (bit 14 of the Interrupt Status register) and the only statistics register that will be incremented will be the Pause Frames Transmitted register.

Pause frames can also be transmitted by the MAC using normal frame transmission methods.

### 37.6.17 MAC PFC Priority-based Pause Frame Support

Note: Refer to the 802.1Qbb standard for a full description of priority-based pause operation.

The following table shows the start of a Priority-based Flow Control (PFC) pause frame.

**Table 37-16. Start of a PFC Pause Frame**

Address		Type (Mac Control Frame)	Pause Opcode	Priority Enable Vector	Pause Time
Destination	Source				
0x0180C2000001	6 bytes	0x8808	0x1001	2 bytes	8 × 2 bytes

The GMAC supports PFC priority-based pause transmission and reception. Before PFC pause frames can be received, bit 16 of the Network Control register must be set.

#### 37.6.17.1 PFC Pause Frame Reception

The ability to receive and decode priority-based pause frames is enabled by setting bit 16 of the Network Control register. When this bit is set, the GMAC will match either classic 802.3 pause frames or PFC priority-based pause frames. Once a priority-based pause frame has been received and matched, then from that moment on the GMAC will only match on priority-based pause frames (this is an 802.1Qbb requirement, known as PFC negotiation). Once priority-based pause has been negotiated, any received 802.3x format pause frames will not be acted upon.

If a valid priority-based pause frame is received then the GMAC will decode the frame and determine which, if any, of the eight priorities require to be paused. Up to eight Pause Time registers are then updated with the eight pause times extracted from the frame regardless of whether a previous pause operation is active or not. An interrupt (either bit 12 or bit 13 of the Interrupt Status register) is triggered when a pause frame is received, but only if the interrupt has been enabled (bit 12 and bit 13 of the Interrupt Mask register). Pause frames received with non zero quantum are indicated through the interrupt bit 12 of the Interrupt Status register. Pause frames received with zero quantum are indicated on bit 13 of the Interrupt Status register. The loading of a new pause time only occurs when the GMAC is configured for full duplex operation. If the GMAC is configured for half duplex, the pause time counters will not be loaded, but the pause frame received interrupt will still be triggered. A valid pause frame is defined as having a destination address that matches either the address stored in Specific Address register 1 or if it matches the reserved address of 0x0180C2000001. It must also have the MAC control frame type ID of 0x8808 and have the pause opcode of 0x0101.

Pause frames that have frame check sequence (FCS) or other errors will be treated as invalid and will be discarded. Valid pause frames received will increment the Pause Frames Received Statistic register.

The Pause Time registers decrement every 512 bit times immediately following the PFC frame reception. For test purposes, the retry test bit can be set (bit 12 in the Network Configuration register) which causes the Pause Time register to decrement every GRXCK cycle once transmission has stopped.

The interrupt (bit 13 in the Interrupt Status register) is asserted whenever the Pause Time register decrements to zero (assuming it has been enabled by bit 13 in the Interrupt Mask register). This interrupt is also set when a zero quantum pause frame is received.

#### 37.6.17.2 PFC Pause Frame Transmission

Automatic transmission of pause frames is supported through the transmit priority-based pause frame bit of the Network Control register. If bit 17 of the Network Control register is written with logic 1, a PFC pause frame will be transmitted providing full duplex is selected in the Network Configuration register and the transmit block is enabled in the Network Control register. When bit 17 of the Network Control register is set, the fields of the priority-based pause frame will be built using the values stored in the Transmit PFC Pause register.

Pause frame transmission will happen immediately if transmit is inactive or if transmit is active between the current frame and the next frame due to be transmitted.

Transmitted pause frames comprise the following:

- A destination address of 01-80-C2-00-00-01
- A source address taken from Specific Address register 1
- A type ID of 88-08 (MAC control frame)
- A pause opcode of 01-01
- A priority enable vector taken from Transmit PFC Pause register
- 8 pause quantum registers
- Fill of 00 to take the frame to minimum frame length
- Valid FCS

The pause quantum registers used in the generated frame will depend on the trigger source for the frame as follows:

- If bit 17 of the Network Control register is written with a one, then the priority enable vector of the priority-based pause frame will be set equal to the value stored in the Transmit PFC Pause register [7:0]. For each entry equal to zero in the Transmit PFC Pause register [15:8], the pause quantum field of the pause frame associated with that entry will be taken from the transmit pause quantum register. For each entry equal to one in the Transmit PFC Pause register [15:8], the pause quantum associated with that entry will be zero.
- The Transmit Pause Quantum register resets to a value of 0xFFFF giving maximum pause quantum as default.

After transmission, a pause frame transmitted interrupt will be generated (bit 14 of the Interrupt Status register) and the only statistics register that will be incremented will be the Pause Frames Transmitted register.

PFC Pause frames can also be transmitted by the MAC using normal frame transmission methods.

### 37.6.18 802.1Qav Support - Credit-based Shaping

A credit-based shaping algorithm is available on the two highest priority queues and is defined in the standard 802.1Qav: Forwarding and Queuing Enhancements for Time-Sensitive Streams. This allows traffic on these queues to be limited and to allow other queues to transmit.

Traffic shaping is enabled via the CBS (Credit Based Shaping) Control register. This enables a counter which stores the amount of transmit 'credit', measured in bytes that a particular queue has. A queue may only transmit if it has non-negative credit. If a queue has data to send, but is held off from doing as another queue is transmitting, then credit will accumulate in the credit counter at the rate defined in the IdleSlope register (GMAC\_CBSISQx) for that queue. IdleSlope is the rate of change of credit when waiting to transmit and must be less than the value of the portTransmitRate. When this queue is transmitting the credit counter is decremented at the rate of sendSlope which is defined as the portTransmitRate - IdleSlope. A queue can accumulate negative credit when transmitting which will hold off any other transfers from that queue until credit returns to a non-negative value. No transfers are halted when a queue's credit becomes negative; it will accumulate negative credit until the transfer completes.

If both queues have positive credit, when the next queue to transfer is about to be selected, the queue with the most positive credit will be allowed to transfer first. The queue with the largest positive credit is the queue that had been prevented from transmitting for the longest time.

### 37.6.19 PHY Interface

Different PHY interfaces are supported by the Ethernet MAC:

- MII
- RMII

The MII interface is provided for 10/100 operation and uses txd[3:0] and rxd[3:0]. The RMII interface is provided for 10/100 operation and uses txd[1:0] and rxd[1:0].

### **37.6.20 10/100 Operation**

The 10/100 Mbps speed bit in the Network Configuration register is used to select between 10 Mbps and 100 Mbps.

### **37.6.21 Jumbo Frames**

The jumbo frames enable bit in the Network Configuration register allows the GMAC, in its default configuration, to receive jumbo frames up to 10240 bytes in size. This operation does not form part of the IEEE 802.3 specification and is normally disabled. When jumbo frames are enabled, frames received with a frame size greater than 10240 bytes are discarded.

## 37.7 Programming Interface

### 37.7.1 Initialization

#### 37.7.1.1 Configuration

Initialization of the GMAC configuration (e.g., loop back mode, frequency ratios) must be done while the transmit and receive circuits are disabled. See the description of the Network Control register and Network Configuration register earlier in this document.

To change loop back mode, the following sequence of operations must be followed:

1. Write to Network Control register to disable transmit and receive circuits.
2. Write to Network Control register to change loop back mode.
3. Write to Network Control register to re-enable transmit or receive circuits.


Note: These writes to the Network Control register cannot be combined in any way.

#### 37.7.1.2 Receive Buffer List

Receive data is written to areas of data (i.e., buffers) in system memory. These buffers are listed in another data structure that also resides in main memory. This data structure (receive buffer queue) is a sequence of descriptor entries as defined in [Table 37-4 “Receive Buffer Descriptor Entry”](#).

The Receive Buffer Queue Pointer register points to this data structure.

**Figure 37-3. Receive Buffer List**



To create the list of buffers:

1. Allocate a number (N) of buffers of X bytes in system memory, where X is the DMA buffer length programmed in the DMA Configuration register.
2. Allocate an area 8N bytes for the receive buffer descriptor list in system memory and create N entries in this list. Mark all entries in this list as owned by GMAC, i.e., bit 0 of word 0 set to 0.
3. Mark the last descriptor in the queue with the wrap bit (bit 1 in word 0 set to 1).
4. Write address of receive buffer descriptor list and control information to GMAC register receive buffer queue pointer
5. The receive circuits can then be enabled by writing to the address recognition registers and the Network Control register.

### 37.7.1.3 Transmit Buffer List

Transmit data is read from areas of data (the buffers) in system memory. These buffers are listed in another data structure that also resides in main memory. This data structure (Transmit Buffer Queue) is a sequence of descriptor entries as defined in [Table 37-5 “Transmit Buffer Descriptor Entry”](#).

The Transmit Buffer Queue Pointer register points to this data structure.

To create this list of buffers:

1. Allocate a number (N) of buffers of between 1 and 2047 bytes of data to be transmitted in system memory. Up to 128 buffers per frame are allowed.
2. Allocate an area 8N bytes for the transmit buffer descriptor list in system memory and create N entries in this list. Mark all entries in this list as owned by GMAC, i.e., bit 31 of word 1 set to 0.
3. Mark the last descriptor in the queue with the wrap bit (bit 30 in word 1 set to 1).
4. Write address of transmit buffer descriptor list and control information to GMAC register transmit buffer queue pointer.
5. The transmit circuits can then be enabled by writing to the Network Control register.

### 37.7.1.4 Address Matching

The GMAC register pair hash address and the four Specific Address register pairs must be written with the required values. Each register pair comprises of a bottom register and top register, with the bottom register being written first. The address matching is disabled for a particular register pair after the bottom register has been written and re-enabled when the top register is written. Each register pair may be written at any time, regardless of whether the receive circuits are enabled or disabled.

As an example, to set Specific Address register 1 to recognize destination address 21:43:65:87:A9:CB, the following values are written to Specific Address register 1 bottom and Specific Address register 1 top:

- Specific Address register 1 bottom bits 31:0 (0x98): 0x8765\_4321.
- Specific Address register 1 top bits 31:0 (0x9C): 0x0000\_CBA9.

Note: The address matching is the first level of filtering. If there is a match, the screeners are the next level of filtering for routing the data to the appropriate queue. See [Section 37.6.3.9 “Priority Queueing in the DMA”](#) for more details.

### 37.7.1.5 PHY Maintenance

The PHY Maintenance register is implemented as a shift register. Writing to the register starts a shift operation which is signalled as complete when bit two is set in the Network Status register (about 2000 MCK cycles later when bits 18:16 are set to 010 in the Network Configuration register). An interrupt is generated as this bit is set.

During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each Management Data Clock (MDC) cycle. This causes the transmission of a PHY management frame on MDIO. See section 22.2.4.5 of the IEEE 802.3 standard.

Reading during the shift operation will return the current contents of the shift register. At the end of the management operation the bits will have shifted back to their original locations. For a read operation the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced.

The Management Data Clock (MDC) should not toggle faster than 2.5 MHz (minimum period of 400 ns), as defined by the IEEE 802.3 standard. MDC is generated by dividing down MCK. Three bits in the Network Configuration register determine by how much MCK should be divided to produce MDC.

### 37.7.1.6 Interrupts

There are 18 interrupt conditions that are detected within the GMAC. The conditions are ORed to make multiple interrupts. Depending on the overall system design this may be passed through a further level of interrupt collection (interrupt controller). On receipt of the interrupt signal, the CPU enters the interrupt handler. Refer to the device interrupt controller documentation to identify that it is the GMAC that is generating the interrupt. To

ascertain which interrupt, read the Interrupt Status register. Note that in the default configuration this register will clear itself after being read, though this may be configured to be write-one-to-clear if desired.

At reset all interrupts are disabled. To enable an interrupt, write to Interrupt Enable register with the pertinent interrupt bit set to 1. To disable an interrupt, write to Interrupt Disable register with the pertinent interrupt bit set to 1. To check whether an interrupt is enabled or disabled, read Interrupt Mask register. If the bit is set to 1, the interrupt is disabled.

#### 37.7.1.7 Transmitting Frames

To set up a frame for transmission:

1. Enable transmit in the Network Control register.
2. Allocate an area of system memory for transmit data. This does not have to be contiguous, varying byte lengths can be used if they conclude on byte borders.
3. Set-up the transmit buffer list by writing buffer addresses to word zero of the transmit buffer descriptor entries and control and length to word one.
4. Write data for transmission into the buffers pointed to by the descriptors.
5. Write the address of the first buffer descriptor to transmit buffer descriptor queue pointer.
6. Enable appropriate interrupts.
7. Write to the transmit start bit (TSTART) in the Network Control register.

#### 37.7.1.8 Receiving Frames

When a frame is received and the receive circuits are enabled, the GMAC checks the address and, in the following cases, the frame is written to system memory:

- If it matches one of the four Specific Address registers.
- If it matches one of the four type ID registers.
- If it matches the hash address function.
- If it is a broadcast address (0xFFFFFFFF) and broadcasts are allowed.
- If the GMAC is configured to “copy all frames”.

The register receive buffer queue pointer points to the next entry in the receive buffer descriptor list and the GMAC uses this as the address in system memory to write the frame to.

Once the frame has been completely and successfully received and written to system memory, the GMAC then updates the receive buffer descriptor entry (see [Table 37-4 “Receive Buffer Descriptor Entry”](#)) with the reason for the address match and marks the area as being owned by software. Once this is complete, a receive complete interrupt is set. Software is then responsible for copying the data to the application area and releasing the buffer (by writing the ownership bit back to 0).

If the GMAC is unable to write the data at a rate to match the incoming frame, then a receive overrun interrupt is set. If there is no receive buffer available, i.e., the next buffer is still owned by software, a receive buffer not available interrupt is set. If the frame is not successfully received, a statistics register is incremented and the frame is discarded without informing software.

## 37.7.2 Statistics Registers

Statistics registers are described in the User Interface beginning with [Section 37.8.47 "GMAC Octets Transmitted Low Register"](#) and ending with [Section 37.8.91 "GMAC UDP Checksum Errors Register"](#).

The statistics register block begins at 0x100 and runs to 0x1B0, and comprises the registers listed below.

Octets Transmitted Low Register	Broadcast Frames Received Register
Octets Transmitted High Register	Multicast Frames Received Register
Frames Transmitted Register	Pause Frames Received Register
Broadcast Frames Transmitted Register	64 Byte Frames Received Register
Multicast Frames Transmitted Register	65 to 127 Byte Frames Received Register
Pause Frames Transmitted Register	128 to 255 Byte Frames Received Register
64 Byte Frames Transmitted Register	256 to 511 Byte Frames Received Register
65 to 127 Byte Frames Transmitted Register	512 to 1023 Byte Frames Received Register
128 to 255 Byte Frames Transmitted Register	1024 to 1518 Byte Frames Received Register
256 to 511 Byte Frames Transmitted Register	1519 to Maximum Byte Frames Received Register
512 to 1023 Byte Frames Transmitted Register	Undersize Frames Received Register
1024 to 1518 Byte Frames Transmitted Register	Oversize Frames Received Register
Greater Than 1518 Byte Frames Transmitted Register	Jabbers Received Register
Transmit Underruns Register	Frame Check Sequence Errors Register
Single Collision Frames Register	Length Field Frame Errors Register
Multiple Collision Frames Register	Receive Symbol Errors Register
Excessive Collisions Register	Alignment Errors Register
Late Collisions Register	Receive Resource Errors Register
Deferred Transmission Frames Register	Receive Overrun Register
Carrier Sense Errors Register	IP Header Checksum Errors Register
Octets Received Low Register	TCP Checksum Errors Register
Octets Received High Register	UDP Checksum Errors Register
Frames Received Register	

These registers reset to zero on a read and stick at all ones when they count to their maximum value. They should be read frequently enough to prevent loss of data.

The receive statistics registers are only incremented when the receive enable bit (RXEN) is set in the Network Control register.

Once a statistics register has been read, it is automatically cleared. When reading the Octets Transmitted and Octets Received registers, bits 31:0 should be read prior to bits 47:32 to ensure reliable operation.



## 37.8 Ethernet MAC (GMAC) User Interface

Table 37-17. Register Mapping

Offset <sup>(1) (2)</sup>	Register	Name	Access	Reset
0x000	Network Control Register	GMAC_NCR	Read/Write	0x0000_0000
0x004	Network Configuration Register	GMAC_NCFGR	Read/Write	0x0008_0000
0x008	Network Status Register	GMAC_NSR	Read-only	0b01x0
0x00C	User Register	GMAC_UR	Read/Write	0x0000_0000
0x010	DMA Configuration Register	GMAC_DCFGR	Read/Write	0x0002_0004
0x014	Transmit Status Register	GMAC_TSR	Read/Write	0x0000_0000
0x018	Receive Buffer Queue Base Address Register	GMAC_RBQB	Read/Write	0x0000_0000
0x01C	Transmit Buffer Queue Base Address Register	GMAC_TBQB	Read/Write	0x0000_0000
0x020	Receive Status Register	GMAC_RSR	Read/Write	0x0000_0000
0x024	Interrupt Status Register	GMAC_ISR	Read-only	0x0000_0000
0x028	Interrupt Enable Register	GMAC_IER	Write-only	–
0x02C	Interrupt Disable Register	GMAC_IDR	Write-only	–
0x030	Interrupt Mask Register	GMAC_IMR	Read/Write	0x07FF_FFFF
0x034	PHY Maintenance Register	GMAC_MAN	Read/Write	0x0000_0000
0x038	Received Pause Quantum Register	GMAC_RPQ	Read-only	0x0000_0000
0x03C	Transmit Pause Quantum Register	GMAC_TPQ	Read/Write	0x0000_FFFF
0x040	TX Partial Store and Forward Register	GMAC_TPSF	Read/Write	0x0000_0FFF
0x044	RX Partial Store and Forward Register	GMAC_RPSF	Read/Write	0x0000_0FFF
0x048	RX Jumbo Frame Max Length Register	GMAC_RJFML	Read/Write	0x0000_3FFF
0x4C–0x07C	Reserved	–	–	–
0x080	Hash Register Bottom	GMAC_HRB	Read/Write	0x0000_0000
0x084	Hash Register Top	GMAC_HRT	Read/Write	0x0000_0000
0x088	Specific Address 1 Bottom Register	GMAC_SAB1	Read/Write	0x0000_0000
0x08C	Specific Address 1 Top Register	GMAC_SAT1	Read/Write	0x0000_0000
0x090	Specific Address 2 Bottom Register	GMAC_SAB2	Read/Write	0x0000_0000
0x094	Specific Address 2 Top Register	GMAC_SAT2	Read/Write	0x0000_0000
0x098	Specific Address 3 Bottom Register	GMAC_SAB3	Read/Write	0x0000_0000
0x09C	Specific Address 3 Top Register	GMAC_SAT3	Read/Write	0x0000_0000
0x0A0	Specific Address 4 Bottom Register	GMAC_SAB4	Read/Write	0x0000_0000
0x0A4	Specific Address 4 Top Register	GMAC_SAT4	Read/Write	0x0000_0000
0x0A8	Type ID Match 1 Register	GMAC_TIDM1	Read/Write	0x0000_0000
0x0AC	Type ID Match 2 Register	GMAC_TIDM2	Read/Write	0x0000_0000
0x0B0	Type ID Match 3 Register	GMAC_TIDM3	Read/Write	0x0000_0000
0x0B4	Type ID Match 4 Register	GMAC_TIDM4	Read/Write	0x0000_0000
0x0B8	Wake on LAN Register	GMAC_WOL	Read/Write	0x0000_0000

**Table 37-17. Register Mapping (Continued)**

Offset <sup>(1) (2)</sup>	Register	Name	Access	Reset
0x0BC	IPG Stretch Register	GMAC_IPGS	Read/Write	0x0000_0000
0x0C0	Stacked VLAN Register	GMAC_SVLAN	Read/Write	0x0000_0000
0x0C4	Transmit PFC Pause Register	GMAC_TPFCP	Read/Write	0x0000_0000
0x0C8	Specific Address 1 Mask Bottom Register	GMAC_SAMB1	Read/Write	0x0000_0000
0x0CC	Specific Address 1 Mask Top Register	GMAC_SAMT1	Read/Write	0x0000_0000
0x0D0–0x0D8	Reserved	–	–	–
0x0DC	1588 Timer Nanosecond Comparison Register	GMAC_NSC	Read/Write	0x0000_0000
0x0E0	1588 Timer Second Comparison Low Register	GMAC_SCL	Read/Write	0x0000_0000
0x0E4	1588 Timer Second Comparison High Register	GMAC_SCH	Read/Write	0x0000_0000
0x0E8	PTP Event Frame Transmitted Seconds High Register	GMAC_EFTSH	Read-only	0x0000_0000
0x0EC	PTP Event Frame Received Seconds High Register	GMAC_EFRSH	Read-only	0x0000_0000
0x0F0	PTP Peer Event Frame Transmitted Seconds High Register	GMAC_PEFTSH	Read-only	0x0000_0000
0x0F4	PTP Peer Event Frame Received Seconds High Register	GMAC_PEFRSH	Read-only	0x0000_0000
0x0E8–0x0FC	Reserved	–	–	–
0x100	Octets Transmitted Low Register	GMAC_OTLO	Read-only	0x0000_0000
0x104	Octets Transmitted High Register	GMAC_OTH1	Read-only	0x0000_0000
0x108	Frames Transmitted Register	GMAC_FT	Read-only	0x0000_0000
0x10C	Broadcast Frames Transmitted Register	GMAC_BCFT	Read-only	0x0000_0000
0x110	Multicast Frames Transmitted Register	GMAC_MFT	Read-only	0x0000_0000
0x114	Pause Frames Transmitted Register	GMAC_PFT	Read-only	0x0000_0000
0x118	64 Byte Frames Transmitted Register	GMAC_BFT64	Read-only	0x0000_0000
0x11C	65 to 127 Byte Frames Transmitted Register	GMAC_TBFT127	Read-only	0x0000_0000
0x120	128 to 255 Byte Frames Transmitted Register	GMAC_TBFT255	Read-only	0x0000_0000
0x124	256 to 511 Byte Frames Transmitted Register	GMAC_TBFT511	Read-only	0x0000_0000
0x128	512 to 1023 Byte Frames Transmitted Register	GMAC_TBFT1023	Read-only	0x0000_0000
0x12C	1024 to 1518 Byte Frames Transmitted Register	GMAC_TBFT1518	Read-only	0x0000_0000
0x130	Greater Than 1518 Byte Frames Transmitted Register	GMAC_GTBFT1518	Read-only	0x0000_0000
0x134	Transmit Underruns Register	GMAC_TUR	Read-only	0x0000_0000
0x138	Single Collision Frames Register	GMAC_SCF	Read-only	0x0000_0000
0x13C	Multiple Collision Frames Register	GMAC_MCF	Read-only	0x0000_0000
0x140	Excessive Collisions Register	GMAC_EC	Read-only	0x0000_0000
0x144	Late Collisions Register	GMAC_LC	Read-only	0x0000_0000
0x148	Deferred Transmission Frames Register	GMAC_DTF	Read-only	0x0000_0000
0x14C	Carrier Sense Errors Register	GMAC_CSE	Read-only	0x0000_0000

**Table 37-17. Register Mapping (Continued)**

Offset <sup>(1) (2)</sup>	Register	Name	Access	Reset
0x150	Octets Received Low Received Register	GMAC_ORLO	Read-only	0x0000_0000
0x154	Octets Received High Received Register	GMAC_ORHI	Read-only	0x0000_0000
0x158	Frames Received Register	GMAC_FR	Read-only	0x0000_0000
0x15C	Broadcast Frames Received Register	GMAC_BCFR	Read-only	0x0000_0000
0x160	Multicast Frames Received Register	GMAC_MFR	Read-only	0x0000_0000
0x164	Pause Frames Received Register	GMAC_PFR	Read-only	0x0000_0000
0x168	64 Byte Frames Received Register	GMAC_BFR64	Read-only	0x0000_0000
0x16C	65 to 127 Byte Frames Received Register	GMAC_TBFR127	Read-only	0x0000_0000
0x170	128 to 255 Byte Frames Received Register	GMAC_TBFR255	Read-only	0x0000_0000
0x174	256 to 511 Byte Frames Received Register	GMAC_TBFR511	Read-only	0x0000_0000
0x178	512 to 1023 Byte Frames Received Register	GMAC_TBFR1023	Read-only	0x0000_0000
0x17C	1024 to 1518 Byte Frames Received Register	GMAC_TBFR1518	Read-only	0x0000_0000
0x180	1519 to Maximum Byte Frames Received Register	GMAC_TMXBFR	Read-only	0x0000_0000
0x184	Undersize Frames Received Register	GMAC_UFR	Read-only	0x0000_0000
0x188	Oversize Frames Received Register	GMAC_OFR	Read-only	0x0000_0000
0x18C	Jabbers Received Register	GMAC_JR	Read-only	0x0000_0000
0x190	Frame Check Sequence Errors Register	GMAC_FCSE	Read-only	0x0000_0000
0x194	Length Field Frame Errors Register	GMAC_LFFE	Read-only	0x0000_0000
0x198	Receive Symbol Errors Register	GMAC_RSE	Read-only	0x0000_0000
0x19C	Alignment Errors Register	GMAC_AE	Read-only	0x0000_0000
0x1A0	Receive Resource Errors Register	GMAC_RRE	Read-only	0x0000_0000
0x1A4	Receive Overrun Register	GMAC_ROE	Read-only	0x0000_0000
0x1A8	IP Header Checksum Errors Register	GMAC_IHCE	Read-only	0x0000_0000
0x1AC	TCP Checksum Errors Register	GMAC_TCE	Read-only	0x0000_0000
0x1B0	UDP Checksum Errors Register	GMAC_UCE	Read-only	0x0000_0000
0x1B4–0x1B8	Reserved	–	–	–
0x1BC	1588 Timer Increment Sub-nanoseconds Register	GMAC_TISUBN	Read/Write	0x0000_0000
0x1C0	1588 Timer Seconds High Register	GMAC_TSH	Read/Write	0x0000_0000
0x1C4–0x1CC	Reserved	–	–	–
0x1D0	1588 Timer Seconds Low Register	GMAC_TSL	Read/Write	0x0000_0000
0x1D4	1588 Timer Nanoseconds Register	GMAC_TN	Read/Write	0x0000_0000
0x1D8	1588 Timer Adjust Register	GMAC_TA	Write-only	–
0x1DC	1588 Timer Increment Register	GMAC_TI	Read/Write	0x0000_0000
0x1E0	PTP Event Frame Transmitted Seconds Low Register	GMAC_EFTSL	Read-only	0x0000_0000
0x1E4	PTP Event Frame Transmitted Nanoseconds Register	GMAC_EFTN	Read-only	0x0000_0000
0x1E8	PTP Event Frame Received Seconds Low Register	GMAC_EFRSL	Read-only	0x0000_0000

**Table 37-17. Register Mapping (Continued)**

Offset <sup>(1)</sup> (2)	Register	Name	Access	Reset
0x1EC	PTP Event Frame Received Nanoseconds Register	GMAC_EFRN	Read-only	0x0000_0000
0x1F0	PTP Peer Event Frame Transmitted Seconds Low Register	GMAC_PEFTSL	Read-only	0x0000_0000
0x1F4	PTP Peer Event Frame Transmitted Nanoseconds Register	GMAC_PEFTN	Read-only	0x0000_0000
0x1F8	PTP Peer Event Frame Received Seconds Low Register	GMAC_PEFRSL	Read-only	0x0000_0000
0x1FC	PTP Peer Event Frame Received Nanoseconds Register	GMAC_PEFRN	Read-only	0x0000_0000
0x200–0x3FC	Reserved	–	–	–
0x3FC + (index * 0x04)	Interrupt Status Register Priority Queue <sup>(3)</sup>	GMAC_ISRPQ	Read-only	0x0000_0000
0x43C + (index * 0x04)	Transmit Buffer Queue Base Address Register Priority Queue <sup>(3)</sup>	GMAC_TBQBAPQ	Read/Write	0x0000_0000
0x47C + (index * 0x04)	Receive Buffer Queue Base Address Register Priority Queue <sup>(3)</sup>	GMAC_RBQBAPQ	Read/Write	0x0000_0000
0x49C + (index * 0x04)	Receive Buffer Size Register Priority Queue <sup>(3)</sup>	GMAC_RBSRPQ	Read/Write	0x0000_0002
0x4BC	Credit-Based Shaping Control Register	GMAC_CBSCR	Read/Write	0x0000_0000
0x4C0	Credit-Based Shaping IdleSlope Register for Queue A	GMAC_CBSISQA	Read/Write	0x0000_0000
0x4C4	Credit-Based Shaping IdleSlope Register for Queue B	GMAC_CBSISQB	Read/Write	0x0000_0000
0x500 + (index * 0x04)	Screening Type 1 Register Priority Queue <sup>(4)</sup>	GMAC_ST1RPQ	Read/Write	0x0000_0000
0x540 + (index * 0x04)	Screening Type 2 Register Priority Queue <sup>(5)</sup>	GMAC_ST2RPQ	Read/Write	0x0000_0000
0x5FC + (index * 0x04)	Interrupt Enable Register Priority Queue <sup>(3)</sup>	GMAC_IERPQ	Write-only	–
0x61C + (index * 0x04)	Interrupt Disable Register Priority Queue <sup>(3)</sup>	GMAC_IDRPQ	Write-only	–
0x63C + (index * 0x04)	Interrupt Mask Register Priority Queue <sup>(3)</sup>	GMAC_IMRPQ	Read/Write	0x0000_0000
0x6E0 + (index * 0x04)	Screening Type 2 Ethertype Register <sup>(6)</sup>	GMAC_ST2ER	Read/Write	0x0000_0000
0x700 + (index * 0x08)	Screening Type 2 Compare Word 0 Register <sup>(7)</sup>	GMAC_ST2CW0	Read/Write	0x0000_0000
0x704 + (index * 0x08)	Screening Type 2 Compare Word 1 Register <sup>(7)</sup>	GMAC_ST2CW1	Read/Write	0x0000_0000

Notes: 1. If an offset is not listed in the Register Mapping, it must be considered as 'reserved'.

2. Some register groups are not continuous in memory.

3. The index for the following registers is from 1 to 3:

- GMAC\_ISRPQ
- GMAC\_TBQBAPQ
- GMAC\_RBQBAPQ
- GMAC\_RBSRPQ
- GMAC\_IERPQ
- GMAC\_IDRPQ
- GMAC\_IMRPQ

4. The index for GMAC\_ST1RPQ registers ranges from 0 to 3.

5. The index for GMAC\_ST2RPQ registers ranges from 0 to 7.

6. The index for GMAC\_ST2ER registers ranges from 0 to 3.

7. The index for GMAC\_ST2CW0 and GMAC\_ST2CW1 registers ranges from 0 to 23.

### 37.8.1 GMAC Network Control Register

**Name:** GMAC\_NCR

**Address:** 0x40050000

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	FNP	TXPBPF	ENPBPR
15	14	13	12	11	10	9	8
SRTSM	–	–	TXZQPF	TXPF	THALT	TSTART	BP
7	6	5	4	3	2	1	0
WESTAT	INCSTAT	CLRSTAT	MPE	TXEN	RXEN	LBL	–

- **LBL: Loop Back Local**

Connects GTX to GRX, GTXEN to GRXDV and forces full duplex mode. GRXCK and GTXCK may malfunction as the GMAC is switched into and out of internal loop back. It is important that receive and transmit circuits have already been disabled when making the switch into and out of internal loop back.

- **RXEN: Receive Enable**

When set, RXEN enables the GMAC to receive data. When reset frame reception stops immediately and the receive pipeline will be cleared. The Receive Queue Pointer Register is unaffected.

- **TXEN: Transmit Enable**

When set, TXEN enables the GMAC transmitter to send data. When reset transmission will stop immediately, the transmit pipeline and control registers will be cleared and the Transmit Queue Pointer Register will reset to point to the start of the transmit descriptor list.

- **MPE: Management Port Enable**

Set to one to enable the management port. When zero, forces MDIO to high impedance state and MDC low.

- **CLRSTAT: Clear Statistics Registers**

This bit is write-only. Writing a one clears the statistics registers.

- **INCSTAT: Increment Statistics Registers**

This bit is write-only. Writing a one increments all the statistics registers by one for test purposes.

- **WESTAT: Write Enable for Statistics Registers**

Setting this bit to one makes the statistics registers writable for functional test purposes.

- **BP: Back pressure**

If set in 10M or 100M half duplex mode, forces collisions on all received frames.

- **TSTART: Start Transmission**

Writing one to this bit starts transmission.

- **THALT: Transmit Halt**

Writing one to this bit halts transmission as soon as any ongoing frame transmission ends.

- **TXPF: Transmit Pause Frame**

Writing one to this bit causes a pause frame to be transmitted.

- **TXZQPF: Transmit Zero Quantum Pause Frame**

Writing one to this bit causes a pause frame with zero quantum to be transmitted.

- **SRTSM: Store Receive Time Stamp to Memory**

0: Normal operation.

1: Causes the CRC of every received frame to be replaced with the value of the nanoseconds field of the 1588 timer that was captured as the receive frame passed the message time stamp point.

- **ENPBPR: Enable PFC Priority-based Pause Reception**

Enables PFC Priority Based Pause Reception capabilities. Setting this bit enables PFC negotiation and recognition of priority-based pause frames.

- **TXPBPF: Transmit PFC Priority-based Pause Frame**

Takes the values stored in the Transmit PFC Pause Register.

- **FNP: Flush Next Packet**

Flush the next packet from the external RX DPRAM. Writing one to this bit will only have an effect if the DMA is not currently writing a packet already stored in the DPRAM to memory.

## 37.8.2 GMAC Network Configuration Register

**Name:** GMAC\_NCFGR

**Address:** 0x40050004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	IRXER	RXBP	IPGSEN	–	IRXFCS	EFRHD	RXCOEN
23	22	21	20	19	18	17	16
DCPF	DBW		CLK			RFCS	LFERD
15	14	13	12	11	10	9	8
RXBUFO		PEN	RTY	–	–	–	MAXFS
7	6	5	4	3	2	1	0
UNIHEN	MTIHEN	NBC	CAF	JFRAME	DNVLAN	FD	SPD

- **SPD: Speed**

Set to logic one to indicate 100 Mbps operation, logic zero for 10 Mbps.

- **FD: Full Duplex**

If set to logic one, the transmit block ignores the state of collision and carrier sense and allows receive while transmitting.

- **DNVLAN: Discard Non-VLAN FRAMES**

When set only VLAN tagged frames will be passed to the address matching logic.

- **JFRAME: Jumbo Frame Size**

Set to one to enable jumbo frames up to 10240 bytes to be accepted. The default length is 10240 bytes.

- **CAF: Copy All Frames**

When set to logic one, all valid frames will be accepted.

- **NBC: No Broadcast**

When set to logic one, frames addressed to the broadcast address of all ones will not be accepted.

- **MTIHEN: Multicast Hash Enable**

When set, multicast frames will be accepted when the 6-bit hash function of the destination address points to a bit that is set in the Hash Register.

- **UNIHEN: Unicast Hash Enable**

When set, unicast frames will be accepted when the 6-bit hash function of the destination address points to a bit that is set in the Hash Register.

- **MAXFS: 1536 Maximum Frame Size**

Setting this bit means the GMAC will accept frames up to 1536 bytes in length. Normally the GMAC would reject any frame above 1518 bytes.

- **RTY: Retry Test**

Must be set to zero for normal operation. If set to one the backoff between collisions will always be one slot time. Setting this bit to one helps test the too many retries condition. Also used in the pause frame tests to reduce the pause counter's decrement time from 512 bit times, to every GRXCK cycle.

- **PEN: Pause Enable**

When set, transmission will pause if a non-zero 802.3 classic pause frame is received and PFC has not been negotiated.

- **RXBUFO: Receive Buffer Offset**

Indicates the number of bytes by which the received data is offset from the start of the receive buffer

- **LFERD: Length Field Error Frame Discard**

Setting this bit causes frames with a measured length shorter than the extracted length field (as indicated by bytes 13 and 14 in a non-VLAN tagged frame) to be discarded. This only applies to frames with a length field less than 0x0600.

- **RFCS: Remove FCS**

Setting this bit will cause received frames to be written to memory without their frame check sequence (last 4 bytes). The frame length indicated will be reduced by four bytes in this mode.

- **CLK: MDC CLock Division**

Set according to MCK speed. These three bits determine the number MCK will be divided by to generate Management Data Clock (MDC). For conformance with the 802.3 specification, MDC must not exceed 2.5 MHz (MDC is only active during MDIO read and write operations).

Value	Name	Description
0	MCK_8	MCK divided by 8 (MCK up to 20 MHz)
1	MCK_16	MCK divided by 16 (MCK up to 40 MHz)
2	MCK_32	MCK divided by 32 (MCK up to 80 MHz)
3	MCK_48	MCK divided by 48 (MCK up to 120 MHz)
4	MCK_64	MCK divided by 64 (MCK up to 160 MHz)
5	MCK_96	MCK divided by 96 (MCK up to 240 MHz)

- **DBW: Data Bus Width**

Should always be written to 0.

- **DCPF: Disable Copy of Pause Frames**

Set to one to prevent valid pause frames being copied to memory. When set, pause frames are not copied to memory regardless of the state of the Copy All Frames bit, whether a hash match is found or whether a type ID match is identified. If a destination address match is found, the pause frame will be copied to memory. Note that valid pause frames received will still increment pause statistics and pause the transmission of frames as required.

- **RXCOEN: Receive Checksum Offload Enable**

When set, the receive checksum engine is enabled. Frames with bad IP, TCP or UDP checksums are discarded.

- **EFRHD: Enable Frames Received in Half Duplex**

Enable frames to be received in half-duplex mode while transmitting.



- **IRXFCS: Ignore RX FCS**

When set, frames with FCS/CRC errors will not be rejected. FCS error statistics will still be collected for frames with bad FCS and FCS status will be recorded in frame's DMA descriptor. For normal operation this bit must be set to zero.

- **IPGSEN: IP Stretch Enable**

When set, the transmit IPG can be increased above 96 bit times depending on the previous frame length using the IPG Stretch Register.

- **RXBP: Receive Bad Preamble**

When set, frames with non-standard preamble are not rejected.

- **IRXER: Ignore IPG GRXER**

When set, GRXER has no effect on the GMAC's operation when GRXDV is low.

### 37.8.3 GMAC Network Status Register

**Name:** GMAC\_NSR

**Address:** 0x40050008

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	IDLE	MDIO	–

- **MDIO: MDIO Input Status**

Returns status of the MDIO pin.

- **IDLE: PHY Management Logic Idle**

The PHY management logic is idle (i.e., has completed).

### 37.8.4 GMAC User Register

**Name:** GMAC\_UR

**Address:** 0x4005000C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	RMII

- **RMII: Reduced MII Mode**

0: RMII mode is selected (default).

1: MII mode is selected.

### 37.8.5 GMAC DMA Configuration Register

**Name:** GMAC\_DCFGR

**Address:** 0x40050010

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	DDRP	
23	22	21	20	19	18	17	16	
DRBS								
15	14	13	12	11	10	9	8	
–	–	–	–	TXCOEN	TXPBMS	RXBMS		
7	6	5	4	3	2	1	0	
ESPA	ESMA	–	FBLDO					

- **FBLDO: Fixed Burst Length for DMA Data Operations:**

Selects the burst length to attempt to use on the AHB when transferring frame data. Not used for DMA management operations and only used where space and data size allow. Otherwise SINGLE type AHB transfers are used.

One-hot priority encoding enforced automatically on register writes as follows, where ‘x’ represents don’t care:

Value	Name	Description
0	–	Reserved
1	SINGLE	00001: Always use SINGLE AHB bursts
2	–	Reserved
4	INCR4	001xx: Attempt to use INCR4 AHB bursts (Default)
8	INCR8	01xxx: Attempt to use INCR8 AHB bursts
16	INCR16	1xxxx: Attempt to use INCR16 AHB bursts

- **ESMA: Endian Swap Mode Enable for Management Descriptor Accesses**

When set, selects swapped endianism for AHB transfers. When clear, selects little endian mode.

- **ESPA: Endian Swap Mode Enable for Packet Data Accesses**

When set, selects swapped endianism for AHB transfers. When clear, selects little endian mode.

- **RXBMS: Receiver Packet Buffer Memory Size Select**

The default receive packet buffer size is 4 Kbytes. The table below shows how to configure this memory to FULL, HALF, QUARTER or EIGHTH of the default size.

Value	Name	Description
0	EIGHTH	4/8 Kbyte Memory Size
1	QUARTER	4/4 Kbytes Memory Size
2	HALF	4/2 Kbytes Memory Size
3	FULL	4 Kbytes Memory Size

- **TXPBMS: Transmitter Packet Buffer Memory Size Select**

Having this bit at zero halves the amount of memory used for the transmit packet buffer. This reduces the amount of memory used by the GMAC. It is important to set this bit to one if the full configured physical memory is available. The value in brackets below represents the size that would result for the default maximum configured memory size of 4 Kbytes.

0: Do not use top address bit (2 Kbytes).

1: Use full configured addressable space (4 Kbytes).

- **TXCOEN: Transmitter Checksum Generation Offload Enable**

Transmitter IP, TCP and UDP checksum generation offload enable. When set, the transmitter checksum generation engine is enabled to calculate and substitute checksums for transmit frames. When clear, frame data is unaffected.

- **DRBS: DMA Receive Buffer Size**

DMA receive buffer size in AHB system memory. The value defined by these bits determines the size of buffer to use in main AHB system memory when writing received data.

The value is defined in multiples of 64 bytes, thus a value of 0x01 corresponds to buffers of 64 bytes, 0x02 corresponds to 128 bytes etc.

For example:

- 0x02: 128 bytes
- 0x18: 1536 bytes (1 × max length frame/buffer)
- 0xA0: 10240 bytes (1 × 10K jumbo frame/buffer)

Note that this value should never be written as zero.

- **DDRP: DMA Discard Receive Packets**

When set, the GMAC DMA will automatically discard receive packets from the receiver packet buffer memory when no AHB resource is available.

When low, the received packets will remain to be stored in the SRAM based packet buffer until AHB buffer resource next becomes available.

A write to this bit is ignored if the DMA is not configured in the packet buffer full store and forward mode.

## 37.8.6 GMAC Transmit Status Register

**Name:** GMAC\_TSR

**Address:** 0x40050014

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	HRESP
7	6	5	4	3	2	1	0
–	–	TXCOMP	TFC	TXGO	RLE	COL	UBR

- **UBR: Used Bit Read**

Set when a transmit buffer descriptor is read with its used bit set. Writing a one clears this bit.

- **COL: Collision Occurred**

Set by the assertion of collision. Writing a one clears this bit. When operating in 10/100 mode, this status indicates either a collision or a late collision.

- **RLE: Retry Limit Exceeded**

Writing a one clears this bit.

- **TXGO: Transmit Go**

Transmit go, if high transmit is active. When using the DMA interface this bit represents the TXGO variable as specified in the transmit buffer description.

- **TFC: Transmit Frame Corruption Due to AHB Error**

Transmit frame corruption due to AHB error. Set if an error occurs while midway through reading transmit frame from the AHB, including HRESP errors and buffers exhausted mid frame (if the buffers run out during transmission of a frame then transmission stops, FCS shall be bad and GTXER asserted).

Also set in DMA packet buffer mode if single frame is too large for configured packet buffer memory size.

Writing a one clears this bit.

- **TXCOMP: Transmit Complete**

Set when a frame has been transmitted. Writing a one clears this bit.

- **HRESP: HRESP Not OK**


Set when the DMA block sees HRESP not OK. Writing a one clears this bit.

### 37.8.7 GMAC Receive Buffer Queue Base Address Register

**Name:** GMAC\_RBQB

**Address:** 0x40050018

**Access:** Read/Write



This register holds the start address of the receive buffer queue (receive buffers descriptor list). The receive buffer queue base address must be initialized before receive is enabled through bit 2 of the Network Control Register. Once reception is enabled, any write to the Receive Buffer Queue Base Address Register is ignored. Reading this register returns the location of the descriptor currently being accessed. This value increments as buffers are used. Software should not use this register for determining where to remove received frames from the queue as it constantly changes as new frames are received. Software should instead work its way through the buffer descriptor queue checking the “used” bits.

In terms of AMBA AHB operation, the descriptors are read from memory using a single 32-bit AHB access. The descriptors should be aligned at 32-bit boundaries and the descriptors are written to using two individual non sequential accesses.

- **ADDR: Receive Buffer Queue Base Address**

Written with the address of the start of the receive queue.

### 37.8.8 GMAC Transmit Buffer Queue Base Address Register

**Name:** GMAC\_TBQB

**Address:** 0x4005001C

**Access:** Read/Write

31	30	29	28	27	26	25	24
ADDR							
23	22	21	20	19	18	17	16
ADDR							
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR						-	-

This register holds the start address of the transmit buffer queue (transmit buffers descriptor list). The Transmit Buffer Queue Base Address Register must be initialized before transmit is started through bit 9 of the Network Control Register. Once transmission has started, any write to the Transmit Buffer Queue Base Address Register is illegal and therefore ignored.

Note that due to clock boundary synchronization, it takes a maximum of four MCK cycles from the writing of the transmit start bit before the transmitter is active. Writing to the Transmit Buffer Queue Base Address Register during this time may produce unpredictable results.

Reading this register returns the location of the descriptor currently being accessed. Since the DMA handles two frames at once, this may not necessarily be pointing to the current frame being transmitted.

In terms of AMBA AHB operation, the descriptors are written to memory using a single 32-bit AHB access. The descriptors should be aligned at 32-bit boundaries and the descriptors are read from memory using two individual non sequential accesses.

- **ADDR: Transmit Buffer Queue Base Address**

Written with the address of the start of the transmit queue.



### 37.8.9 GMAC Receive Status Register

**Name:** GMAC\_RSR

**Address:** 0x40050020

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	HNO	RXOVR	REC	BNA

This register, when read, provides receive status details. Once read, individual bits may be cleared by writing a one to them. It is not possible to set a bit to 1 by writing to the register.

- **BNA: Buffer Not Available**

An attempt was made to get a new buffer and the pointer indicated that it was owned by the processor. The DMA will re-read the pointer each time an end of frame is received until a valid pointer is found. This bit is set following each descriptor read attempt that fails, even if consecutive pointers are unsuccessful and software has in the mean time cleared the status flag. Writing a one clears this bit.

- **REC: Frame Received**

One or more frames have been received and placed in memory. Writing a one clears this bit.

- **RXOVR: Receive Overrun**

This bit is set if the receive status was not taken at the end of the frame. This bit is also set if the packet buffer overflows. The buffer will be recovered if an overrun occurs. Writing a one clears this bit.

- **HNO: HRESP Not OK**

Set when the DMA block sees HRESP not OK. Writing a one clears this bit.

### 37.8.10 GMAC Interrupt Status Register

**Name:** GMAC\_ISR

**Address:** 0x40050024

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	WOL	–	SRI	PDRSFT	PDRQFT
23	22	21	20	19	18	17	16
PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR	–	–
15	14	13	12	11	10	9	8
–	PFTR	PTZ	PFNZ	HRESP	ROVR	–	–
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS

This register indicates the source of the interrupt. In order that the bits of this register read 1, the corresponding interrupt source must be enabled in the mask register. If any bit is set in this register, the GMAC interrupt signal will be asserted in the system.

- **MFS: Management Frame Sent**

The PHY Maintenance Register has completed its operation. Cleared on read.

- **RCOMP: Receive Complete**

A frame has been stored in memory. Cleared on read.

- **RXUBR: RX Used Bit Read**

Set when a receive buffer descriptor is read with its used bit set. Cleared on read.

- **TXUBR: TX Used Bit Read**

Set when a transmit buffer descriptor is read with its used bit set. Cleared on read.

- **TUR: Transmit Underrun**

This interrupt is set if the transmitter was forced to terminate a frame that it has already began transmitting due to further data being unavailable.

This interrupt is set if a transmitter status write back has not completed when another status write back is attempted.

This interrupt is also set when the transmit DMA has written the SOP data into the FIFO and either the AHB bus was not granted in time for further data, or because an AHB not OK response was returned, or because the used bit was read.

- **RLEX: Retry Limit Exceeded**

Transmit error. Cleared on read.

- **TFC: Transmit Frame Corruption Due to AHB Error**

Transmit frame corruption due to AHB error. Set if an error occurs while midway through reading transmit frame from the AHB, including HRESP errors and buffers exhausted mid frame.

- **TCOMP: Transmit Complete**

Set when a frame has been transmitted. Cleared on read.

- **ROVR: Receive Overrun**

Set when the receive overrun status bit is set. Cleared on read.

- **HRESP: HRESP Not OK**

Set when the DMA block sees HRESP not OK. Cleared on read.

- **PFNZ: Pause Frame with Non-zero Pause Quantum Received**

Indicates a valid pause has been received that has a non-zero pause quantum field. Cleared on read.

- **PTZ: Pause Time Zero**

Set when either the Pause Time Register at address 0x38 decrements to zero, or when a valid pause frame is received with a zero pause quantum field. Cleared on read.

- **PFTR: Pause Frame Transmitted**

Indicates a pause frame has been successfully transmitted after being initiated from the Network Control Register. Cleared on read.

- **DRQFR: PTP Delay Request Frame Received**

Indicates a PTP delay\_req frame has been received. Cleared on read.

- **SFR: PTP Sync Frame Received**

Indicates a PTP sync frame has been received. Cleared on read.

- **DRQFT: PTP Delay Request Frame Transmitted**

Indicates a PTP delay\_req frame has been transmitted. Cleared on read.

- **SFT: PTP Sync Frame Transmitted**

Indicates a PTP sync frame has been transmitted. Cleared on read.

- **PDRQFR: PDelay Request Frame Received**

Indicates a PTP pdelay\_req frame has been received. Cleared on read.

- **PDRSFR: PDelay Response Frame Received**

Indicates a PTP pdelay\_resp frame has been received. Cleared on read.

- **PDRQFT: PDelay Request Frame Transmitted**

Indicates a PTP pdelay\_req frame has been transmitted. Cleared on read.

- **PDRSFT: PDelay Response Frame Transmitted**

Indicates a PTP pdelay\_resp frame has been transmitted. Cleared on read.

- **SRI: TSU Seconds Register Increment**

Indicates the register has incremented. Cleared on read.

- **WOL: Wake On LAN**

WOL interrupt. Indicates a WOL event has been received.

### 37.8.11 GMAC Interrupt Enable Register

**Name:** GMAC\_IER

**Address:** 0x40050028

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	WOL	–	SRI	PDRSFT	PDRQFT
23	22	21	20	19	18	17	16
PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR	–	–
15	14	13	12	11	10	9	8
EXINT	PFTR	PTZ	PFNZ	HRESP	ROVR	–	–
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS

This register is write-only and when read will return zero.

The following values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **MFS: Management Frame Sent**
- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **TXUBR: TX Used Bit Read**
- **TUR: Transmit Underrun**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **TFC: Transmit Frame Corruption Due to AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**
- **PFNZ: Pause Frame with Non-zero Pause Quantum Received**
- **PTZ: Pause Time Zero**
- **PFTR: Pause Frame Transmitted**
- **EXINT: External Interrupt**
- **DRQFR: PTP Delay Request Frame Received**

- **SFR: PTP Sync Frame Received**
- **DRQFT: PTP Delay Request Frame Transmitted**
- **SFT: PTP Sync Frame Transmitted**
- **PDRQFR: PDelay Request Frame Received**
- **PDRSFR: PDelay Response Frame Received**
- **PDRQFT: PDelay Request Frame Transmitted**
- **PDRSFT: PDelay Response Frame Transmitted**
- **SRI: TSU Seconds Register Increment**
- **WOL: Wake On LAN**

### 37.8.12 GMAC Interrupt Disable Register

**Name:** GMAC\_IDR

**Address:** 0x4005002C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	WOL	–	SRI	PDRSFT	PDRQFT
23	22	21	20	19	18	17	16
PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR	–	–
15	14	13	12	11	10	9	8
EXINT	PFTR	PTZ	PFNZ	HRESP	ROVR	–	–
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS

This register is write-only and when read will return zero.

The following values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **MFS: Management Frame Sent**
- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **TXUBR: TX Used Bit Read**
- **TUR: Transmit Underrun**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **TFC: Transmit Frame Corruption Due to AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**
- **PFNZ: Pause Frame with Non-zero Pause Quantum Received**
- **PTZ: Pause Time Zero**
- **PFTR: Pause Frame Transmitted**
- **EXINT: External Interrupt**
- **DRQFR: PTP Delay Request Frame Received**

- **SFR: PTP Sync Frame Received**
- **DRQFT: PTP Delay Request Frame Transmitted**
- **SFT: PTP Sync Frame Transmitted**
- **PDRQFR: PDelay Request Frame Received**
- **PDRSFR: PDelay Response Frame Received**
- **PDRQFT: PDelay Request Frame Transmitted**
- **PDRSFT: PDelay Response Frame Transmitted**
- **SRI: TSU Seconds Register Increment**
- **WOL: Wake On LAN**

### 37.8.13 GMAC Interrupt Mask Register

**Name:** GMAC\_IMR

**Address:** 0x40050030

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	PDRSFT	PDRQFT
23	22	21	20	19	18	17	16
PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR	–	–
15	14	13	12	11	10	9	8
EXINT	PFTR	PTZ	PFNZ	HRESP	ROVR	–	–
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS

The Interrupt Mask Register is a read-only register indicating which interrupts are masked. All bits are set at reset and can be reset individually by writing to the Interrupt Enable Register or set individually by writing to the Interrupt Disable Register. Having separate address locations for enable and disable saves the need for performing a read modify write when updating the Interrupt Mask Register.

For test purposes there is a write-only function to this register that allows the bits in the Interrupt Status Register to be set or cleared, regardless of the state of the mask register. A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt to be generated if a 1 is written.

The following values are valid for all listed bit names of this register when read:

0: The corresponding interrupt is enabled.

1: The corresponding interrupt is not enabled.

- **MFS: Management Frame Sent**
- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **TXUBR: TX Used Bit Read**
- **TUR: Transmit Underrun**
- **RLEX: Retry Limit Exceeded**
- **TFC: Transmit Frame Corruption Due to AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**
- **PFNZ: Pause Frame with Non-zero Pause Quantum Received**
- **PTZ: Pause Time Zero**



- **PFTR: Pause Frame Transmitted**
- **EXINT: External Interrupt**
- **DRQFR: PTP Delay Request Frame Received**
- **SFR: PTP Sync Frame Received**
- **DRQFT: PTP Delay Request Frame Transmitted**
- **SFT: PTP Sync Frame Transmitted**
- **PDRQFR: PDelay Request Frame Received**
- **PDRSFR: PDelay Response Frame Received**
- **PDRQFT: PDelay Request Frame Transmitted**
- **PDRSFT: PDelay Response Frame Transmitted**

### 37.8.14 GMAC PHY Maintenance Register

**Name:** GMAC\_MAN

**Address:** 0x40050034

**Access:** Read/Write

31	30	29	28	27	26	25	24
WZO	CLTTO	OP		PHYA			
23	22	21	20	19	18	17	16
PHYA	REGA					WTN	
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

The PHY Maintenance Register is implemented as a shift register. Writing to the register starts a shift operation which is signalled as complete when bit 2 is set in the Network Status Register. It takes about 2000 MCK cycles to complete, when MDC is set for MCK divide by 32 in the Network Configuration Register. An interrupt is generated upon completion.

During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each MDC cycle. This causes transmission of a PHY management frame on MDIO. See Section 22.2.4.5 of the IEEE 802.3 standard.

Reading during the shift operation returns the current contents of the shift register. At the end of management operation, the bits will have shifted back to their original locations. For a read operation, the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced.

The MDIO interface can read IEEE 802.3 clause 45 PHYs as well as clause 22 PHYs. To read clause 45 PHYs, bit 30 should be written with a 0 rather than a 1. To write clause 45 PHYs, bits 31:28 should be written as 0x0001. See Table 37-18.

**Table 37-18. Clause 22/Clause 45 PHYs Read/Write Access Configuration (GMAC\_MAN Bits 31:28)**

PHY	Access	Bit Value			
		WZO	CLTTO	OP[1]	OP[0]
Clause 22	Read	0	1	1	0
	Write	0	1	0	1
Clause 45	Read	0	0	1	1
	Write	0	0	0	1
	Read + Address	0	0	1	0

For a description of MDC generation, see Section 37.8.2 "GMAC Network Configuration Register".

- **DATA: PHY Data**

For a write operation this field is written with the data to be written to the PHY. After a read operation this field contains the data read from the PHY.

- **WTN: Write Ten**

Must be written to 10.

- **REGA: Register Address**

Specifies the register in the PHY to access.

- **PHYA: PHY Address**

- **OP: Operation**

01: Write

10: Read

- **CLTTO: Clause 22 Operation**

0: Clause 45 operation

1: Clause 22 operation

- **WZO: Write ZERO**

Must be written with 0.

### 37.8.15 GMAC Receive Pause Quantum Register

**Name:** GMAC\_RPQ

**Address:** 0x40050038

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RPQ							
7	6	5	4	3	2	1	0
RPQ							

- **RPQ: Received Pause Quantum**

Stores the current value of the Receive Pause Quantum Register which is decremented every 512 bit times.

### 37.8.16 GMAC Transmit Pause Quantum Register

**Name:** GMAC\_TPQ

**Address:** 0x4005003C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TPQ							
7	6	5	4	3	2	1	0
TPQ							

- **TPQ: Transmit Pause Quantum**

Written with the pause quantum value for pause frame transmission.

### 37.8.17 GMAC TX Partial Store and Forward Register

**Name:** GMAC\_TPSF

**Address:** 0x40050040

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENTXP	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	TPB1ADR			
7	6	5	4	3	2	1	0
TPB1ADR							

- **TPB1ADR: Transmit Partial Store and Forward Address**

Watermark value. Reset = 1.

- **ENTXP: Enable TX Partial Store and Forward Operation**

### 37.8.18 GMAC RX Partial Store and Forward Register

**Name:** GMAC\_RPSF

**Address:** 0x40050044

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENRXP	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	RPB1ADR			
7	6	5	4	3	2	1	0
RPB1ADR							

- **RPB1ADR: Receive Partial Store and Forward Address**

Watermark value. Reset = 1.

- **ENRXP: Enable RX Partial Store and Forward Operation**

### 37.8.19 GMAC RX Jumbo Frame Max Length Register

**Name:** GMAC\_RJFML

**Address:** 0x40050048

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	FML					
7	6	5	4	3	2	1	0
FML							

- **FML: Frame Max Length**

Rx jumbo frame maximum length.




### 37.8.20 GMAC Hash Register Bottom

**Name:** GMAC\_HRB

**Address:** 0x40050080

**Access:** Read-only



The unicast hash enable (UNIHEN) and the multicast hash enable (MITIHEN) bits in the Network Configuration Register ([Section 37.8.2 "GMAC Network Configuration Register"](#)) enable the reception of hash matched frames. See [Section 37.6.9 "Hash Addressing"](#).

- **ADDR: Hash Address**


The first 32 bits of the Hash Address Register.

### 37.8.21 GMAC Hash Register Top

**Name:** GMAC\_HRT

**Address:** 0x40050084

**Access:** Read-only



The unicast hash enable (UNIHEN) and the multicast hash enable (MITIHEN) bits in the [GMAC Network Configuration Register](#) enable the reception of hash matched frames. See [Section 37.6.9 "Hash Addressing"](#).

- **ADDR: Hash Address**

Bits 63 to 32 of the Hash Address Register.

### 37.8.22 GMAC Specific Address 1 Bottom Register

**Name:** GMAC\_SAB1

**Address:** 0x40050088

**Access:** Read/Write



The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 1**

Least significant 32 bits of the destination address, that is, bits 31:0. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.

### 37.8.23 GMAC Specific Address 1 Top Register

**Name:** GMAC\_SAT1

**Address:** 0x4005008C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 1**

The most significant bits of the destination address, that is, bits 47:32.

### 37.8.24 GMAC Specific Address 2 Bottom Register

**Name:** GMAC\_SAB2

**Address:** 0x40050090

**Access:** Read/Write



The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 2**

Least significant 32 bits of the destination address, that is, bits 31:0. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.

### 37.8.25 GMAC Specific Address 2 Top Register

**Name:** GMAC\_SAT2

**Address:** 0x40050094

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 2**


The most significant bits of the destination address, that is, bits 47:32.

### 37.8.26 GMAC Specific Address 3 Bottom Register

**Name:** GMAC\_SAB3

**Address:** 0x40050098

**Access:** Read/Write



The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 3**

Least significant 32 bits of the destination address, that is, bits 31:0. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.

### 37.8.27 GMAC Specific Address 3 Top Register

**Name:** GMAC\_SAT3

**Address:** 0x4005009C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 3**

The most significant bits of the destination address, that is, bits 47:32.




### 37.8.28 GMAC Specific Address 4 Bottom Register

**Name:** GMAC\_SAB4

**Address:** 0x400500A0

**Access:** Read/Write



The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 4**

Least significant 32 bits of the destination address, that is, bits 31:0. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.

### 37.8.29 GMAC Specific Address 4 Top Register

**Name:** GMAC\_SAT4

**Address:** 0x400500A4

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

The addresses stored in the Specific Address Registers are deactivated at reset or when their corresponding Specific Address Register Bottom is written. They are activated when Specific Address Register Top is written.

- **ADDR: Specific Address 4**

The most significant bits of the destination address, that is, bits 47:32.

### 37.8.30 GMAC Type ID Match 1 Register

**Name:** GMAC\_TIDM1

**Address:** 0x400500A8

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENID1	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TID							
7	6	5	4	3	2	1	0
TID							

- **TID: Type ID Match 1**

For use in comparisons with received frames type ID/length frames.

- **ENID1: Enable Copying of TID Matched Frames**

0: TID is not part of the comparison match.

1: TID is processed for the comparison match.

### 37.8.31 GMAC Type ID Match 2 Register

**Name:** GMAC\_TIDM2

**Address:** 0x400500AC

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENID2	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TID							
7	6	5	4	3	2	1	0
TID							

- **TID: Type ID Match 2**

For use in comparisons with received frames type ID/length frames.

- **ENID2: Enable Copying of TID Matched Frames**

0: TID is not part of the comparison match.

1: TID is processed for the comparison match.

### 37.8.32 GMAC Type ID Match 3 Register

**Name:** GMAC\_TIDM3

**Address:** 0x400500B0

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENID3	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TID							
7	6	5	4	3	2	1	0
TID							

- **TID: Type ID Match 3**

For use in comparisons with received frames type ID/length frames.

- **ENID3: Enable Copying of TID Matched Frames**

0: TID is not part of the comparison match.

1: TID is processed for the comparison match.

### 37.8.33 GMAC Type ID Match 4 Register

**Name:** GMAC\_TIDM4

**Address:** 0x400500B4

**Access:** Read/Write

31	30	29	28	27	26	25	24
ENID4	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TID							
7	6	5	4	3	2	1	0
TID							

- **TID: Type ID Match 4**

For use in comparisons with received frames type ID/length frames.

- **ENID4: Enable Copying of TID Matched Frames**

0: TID is not part of the comparison match.


1: TID is processed for the comparison match.

### 37.8.34 GMAC Wake on LAN Register

**Name:** GMAC\_WOL

**Address:** 0x400500B8

**Access:** Read/Write



- **IP: ARP Request IP Address**

Wake on LAN ARP request IP address. Written to define the least significant 16 bits of the target IP address that is matched to generate a Wake on LAN event. A value of zero will not generate an event, even if this is matched by the received frame.

- **MAG: Magic Packet Event Enable**

Wake on LAN magic packet event enable.

- **ARP: ARP Request Event Enable**

Wake on LAN ARP request event enable.

- **SA1: Specific Address Register 1 Event Enable**

Wake on LAN Specific Address Register 1 event enable.

- **MTI: Multicast Hash Event Enable**

Wake on LAN multicast hash event enable.

### 37.8.35 GMAC IPG Stretch Register

**Name:** GMAC\_IPGS

**Address:** 0x400500BC

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
FL							
7	6	5	4	3	2	1	0
FL							

- **FL: Frame Length**

Bits 7:0 are multiplied with the previously transmitted frame length (including preamble). Bits 15:8 +1 divide the frame length. If the resulting number is greater than 96 and bit 28 is set in the Network Configuration Register then the resulting number is used for the transmit inter-packet-gap. 1 is added to bits 15:8 to prevent a divide by zero. See [Section 37.6.4 "MAC Transmit Block"](#).



### 37.8.36 GMAC Stacked VLAN Register

**Name:** GMAC\_SVLAN

**Address:** 0x400500C0

**Access:** Read/Write

31	30	29	28	27	26	25	24
ESVLAN	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
VLAN_TYPE							
7	6	5	4	3	2	1	0
VLAN_TYPE							

- **VLAN\_TYPE: User Defined VLAN\_TYPE Field**

User defined VLAN\_TYPE field. When Stacked VLAN is enabled, the first VLAN tag in a received frame will only be accepted if the VLAN type field is equal to this user defined VLAN\_TYPE, OR equal to the standard VLAN type (0x8100). Note that the second VLAN tag of a Stacked VLAN packet will only be matched correctly if its VLAN\_TYPE field equals 0x8100.

- **ESVLAN: Enable Stacked VLAN Processing Mode**

0: Disable the stacked VLAN processing mode

1: Enable the stacked VLAN processing mode

### 37.8.37 GMAC Transmit PFC Pause Register

**Name:** GMAC\_TPFPC

**Address:** 0x400500C4

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
PQ							
7	6	5	4	3	2	1	0
PEV							

- **PEV: Priority Enable Vector**

If bit 17 of the Network Control Register is written with a one then the priority enable vector of the PFC priority based pause frame will be set equal to the value stored in this register [7:0].

- **PQ: Pause Quantum**


If bit 17 of the Network Control Register is written with a one then for each entry equal to zero in the Transmit PFC Pause Register[15:8], the PFC pause frame's pause quantum field associated with that entry will be taken from the Transmit Pause Quantum Register. For each entry equal to one in the Transmit PFC Pause Register [15:8], the pause quantum associated with that entry will be zero.

### 37.8.38 GMAC Specific Address 1 Mask Bottom Register

**Name:** GMAC\_SAMB1

**Address:** 0x400500C8

**Access:** Read/Write



- **ADDR: Specific Address 1 Mask**

Setting a bit to one masks the corresponding bit in the Specific Address 1 Register.

### 37.8.39 GMAC Specific Address Mask 1 Top Register

**Name:** GMAC\_SAMT1

**Address:** 0x400500CC

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR: Specific Address 1 Mask**

Setting a bit to one masks the corresponding bit in the Specific Address 1 Register.

### 37.8.40 GMAC 1588 Timer Nanosecond Comparison Register

**Name:** GMAC\_NSC

**Address:** 0x400500DC

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	NANOSEC					
15	14	13	12	11	10	9	8
NANOSEC							
7	6	5	4	3	2	1	0
NANOSEC							

- **NANOSEC: 1588 Timer Nanosecond Comparison Value**


Value is compared to the bits [45:24] of the TSU timer count value (upper 22 bits of nanosecond value).

### 37.8.41 GMAC 1588 Timer Second Comparison Low Register

**Name:** GMAC\_SCL

**Address:** 0x400500E0

**Access:** Read/Write



- **SEC: 1588 Timer Second Comparison Value**

Value is compared to seconds value bits [31:0] of the TSU timer count value.

### 37.8.42 GMAC 1588 Timer Second Comparison High Register

**Name:** GMAC\_SCH

**Address:** 0x400500E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
SEC							
7	6	5	4	3	2	1	0
SEC							

- **SEC: 1588 Timer Second Comparison Value**

Value is compared to the top 16 bits (most significant 16 bits [47:32] of seconds value) of the TSU timer count value.

### 37.8.43 GMAC PTP Event Frame Transmitted Seconds High Register

**Name:** GMAC\_EFTSH

**Address:** 0x400500E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 timer seconds register held when the SFD of a PTP transmit primary event crosses the MII interface. An interrupt is issued when the register is updated.



### 37.8.44 GMAC PTP Event Frame Received Seconds High Register

**Name:** GMAC\_EFRSH

**Address:** 0x400500EC

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 timer seconds register held when the SFD of a PTP transmit primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.45 GMAC PTP Peer Event Frame Transmitted Seconds High Register

**Name:** GMAC\_PEFTSH

**Address:** 0x400500F0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 timer seconds register held when the SFD of a PTP transmit peer event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.46 GMAC PTP Peer Event Frame Received Seconds High Register

**Name:** GMAC\_PEFRSH

**Address:** 0x400500F4

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 timer seconds register held when the SFD of a PTP transmit peer event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.47 GMAC Octets Transmitted Low Register

**Name:** GMAC\_OTLO

**Address:** 0x40050100

**Access:** Read-only



When reading the Octets Transmitted and Octets Received Registers, bits 31:0 should be read prior to bits 47:32 to ensure reliable operation.

- **TXO: Transmitted Octets**

Transmitted octets in frame without errors [31:0]. The number of octets transmitted in valid frames of any type. This counter is 48-bits, and is read through two registers. This count does not include octets from automatically generated pause frames.

### 37.8.48 GMAC Octets Transmitted High Register

**Name:** GMAC\_OTH1

**Address:** 0x40050104

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TXO							
7	6	5	4	3	2	1	0
TXO							

When reading the Octets Transmitted and Octets Received Registers, bits 31:0 should be read prior to bits 47:32 to ensure reliable operation.

- **TXO: Transmitted Octets**

Transmitted octets in frame without errors [47:32]. The number of octets transmitted in valid frames of any type. This counter is 48-bits, and is read through two registers. This count does not include octets from automatically generated pause frames.

### 37.8.49 GMAC Frames Transmitted Register

**Name:** GMAC\_FT

**Address:** 0x40050108

**Access:** Read-only

31	30	29	28	27	26	25	24
FTX							
23	22	21	20	19	18	17	16
FTX							
15	14	13	12	11	10	9	8
FTX							
7	6	5	4	3	2	1	0
FTX							

- **FTX: Frames Transmitted without Error**

Frames transmitted without error. This register counts the number of frames successfully transmitted, i.e., no underrun and not too many retries. Excludes pause frames.

### 37.8.50 GMAC Broadcast Frames Transmitted Register

**Name:** GMAC\_BCFT

**Address:** 0x4005010C

**Access:** Read-only

31	30	29	28	27	26	25	24
BFTX							
23	22	21	20	19	18	17	16
BFTX							
15	14	13	12	11	10	9	8
BFTX							
7	6	5	4	3	2	1	0
BFTX							

- **BFTX: Broadcast Frames Transmitted without Error**

Broadcast frames transmitted without error. This register counts the number of broadcast frames successfully transmitted without error, i.e., no underrun and not too many retries. Excludes pause frames.

### 37.8.51 GMAC Multicast Frames Transmitted Register

**Name:** GMAC\_MFT

**Address:** 0x40050110

**Access:** Read-only

31	30	29	28	27	26	25	24
MFTX							
23	22	21	20	19	18	17	16
MFTX							
15	14	13	12	11	10	9	8
MFTX							
7	6	5	4	3	2	1	0
MFTX							

- **MFTX: Multicast Frames Transmitted without Error**

This register counts the number of multicast frames successfully transmitted without error, i.e., no underrun and not too many retries. Excludes pause frames.



### 37.8.52 GMAC Pause Frames Transmitted Register

**Name:** GMAC\_PFT

**Address:** 0x40050114

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
PFTX							
7	6	5	4	3	2	1	0
PFTX							

- **PFTX: Pause Frames Transmitted Register**


This register counts the number of pause frames transmitted. Only pause frames triggered by the register interface or through the external pause pins are counted as pause frames. Pause frames received through the FIFO interface are counted in the frames transmitted counter.

### 37.8.53 GMAC 64 Byte Frames Transmitted Register

**Name:** GMAC\_BFT64

**Address:** 0x40050118

**Access:** Read-only



- **NFTX: 64 Byte Frames Transmitted without Error**


This register counts the number of 64 byte frames successfully transmitted without error, i.e., no underrun and not too many retries. Excludes pause frames.

### 37.8.54 GMAC 65 to 127 Byte Frames Transmitted Register

**Name:** GMAC\_TBFT127

**Address:** 0x4005011C

**Access:** Read-only



- **NFTX: 65 to 127 Byte Frames Transmitted without Error**


This register counts the number of 65 to 127 byte frames successfully transmitted without error, i.e., no underrun and not too many retries. Excludes pause frames.

### 37.8.55 GMAC 128 to 255 Byte Frames Transmitted Register

**Name:** GMAC\_TBFT255

**Address:** 0x40050120

**Access:** Read-only



- **NFTX: 128 to 255 Byte Frames Transmitted without Error**


This register counts the number of 128 to 255 byte frames successfully transmitted without error, i.e., no underrun and not too many retries.

### 37.8.56 GMAC 256 to 511 Byte Frames Transmitted Register

**Name:** GMAC\_TBFT511

**Address:** 0x40050124

**Access:** Read-only



- **NFTX: 256 to 511 Byte Frames Transmitted without Error**


This register counts the number of 256 to 511 byte frames successfully transmitted without error, i.e., no underrun and not too many retries.

### 37.8.57 GMAC 512 to 1023 Byte Frames Transmitted Register

**Name:** GMAC\_TBFT1023

**Address:** 0x40050128

**Access:** Read-only



- **NFTX: 512 to 1023 Byte Frames Transmitted without Error**


This register counts the number of 512 to 1023 byte frames successfully transmitted without error, i.e., no underrun and not too many retries.

### 37.8.58 GMAC 1024 to 1518 Byte Frames Transmitted Register

**Name:** GMAC\_TBFT1518

**Address:** 0x4005012C

**Access:** Read-only



- **NFTX: 1024 to 1518 Byte Frames Transmitted without Error**


This register counts the number of 1024 to 1518 byte frames successfully transmitted without error, i.e., no underrun and not too many retries.

### 37.8.59 GMAC Greater Than 1518 Byte Frames Transmitted Register

**Name:** GMAC\_GTBFT1518

**Address:** 0x40050130

**Access:** Read-only



- **NFTX: Greater than 1518 Byte Frames Transmitted without Error**

This register counts the number of 1518 or above byte frames successfully transmitted without error i.e., no underrun and not too many retries.



### 37.8.60 GMAC Transmit Underruns Register

**Name:** GMAC\_TUR

**Address:** 0x40050134

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TXUNR	
7	6	5	4	3	2	1	0
TXUNR							

- **TXUNR: Transmit Underruns**

This register counts the number of frames not transmitted due to a transmit underrun. If this register is incremented then no other statistics register is incremented.

### 37.8.61 GMAC Single Collision Frames Register

**Name:** GMAC\_SCF

**Address:** 0x40050138

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	SCOL	
15	14	13	12	11	10	9	8
SCOL							
7	6	5	4	3	2	1	0
SCOL							

- **SCOL: Single Collision**

This register counts the number of frames experiencing a single collision before being successfully transmitted i.e., no underrun.

### 37.8.62 GMAC Multiple Collision Frames Register

**Name:** GMAC\_MCF

**Address:** 0x4005013C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	MCOL	
15	14	13	12	11	10	9	8
MCOL							
7	6	5	4	3	2	1	0
MCOL							

- **MCOL: Multiple Collision**

This register counts the number of frames experiencing between two and fifteen collisions prior to being successfully transmitted, i.e., no underrun and not too many retries.

### 37.8.63 GMAC Excessive Collisions Register

**Name:** GMAC\_EC

**Address:** 0x40050140

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	XCOL	
7	6	5	4	3	2	1	0
XCOL							

- **XCOL: Excessive Collisions**

This register counts the number of frames that failed to be transmitted because they experienced 16 collisions.

### 37.8.64 GMAC Late Collisions Register

**Name:** GMAC\_LC

**Address:** 0x40050144

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	LCOL	
7	6	5	4	3	2	1	0
LCOL							

- **LCOL: Late Collisions**

This register counts the number of late collisions occurring after the slot time (512 bits) has expired. In 10/100 mode, late collisions are counted twice i.e., both as a collision and a late collision.

### 37.8.65 GMAC Deferred Transmission Frames Register

**Name:** GMAC\_DTF

**Address:** 0x40050148

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	DEFT	
15	14	13	12	11	10	9	8
DEFT							
7	6	5	4	3	2	1	0
DEFT							

- **DEFT: Deferred Transmission**

This register counts the number of frames experiencing deferral due to carrier sense being active on their first attempt at transmission. Frames involved in any collision are not counted nor are frames that experienced a transmit underrun.

### 37.8.66 GMAC Carrier Sense Errors Register

**Name:** GMAC\_CSE

**Address:** 0x4005014C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	CSR	
7	6	5	4	3	2	1	0
CSR							

- **CSR: Carrier Sense Error**


This register counts the number of frames transmitted where carrier sense was not seen during transmission or where carrier sense was deasserted after being asserted in a transmit frame without collision (no underrun). Only incremented in half duplex mode. The only effect of a carrier sense error is to increment this register. The behavior of the other statistics registers is unaffected by the detection of a carrier sense error.

### 37.8.67 GMAC Octets Received Low Register

**Name:** GMAC\_ORLO

**Address:** 0x40050150

**Access:** Read-only



When reading the Octets Transmitted and Octets Received Registers, bits [31:0] should be read prior to bits [47:32] to ensure reliable operation.

- **RXO: Received Octets**

Received octets in frame without errors [31:0]. The number of octets received in valid frames of any type. This counter is 48-bits and is read through two registers. This count does not include octets from pause frames, and is only incremented if the frame is successfully filtered and copied to memory.



### 37.8.68 GMAC Octets Received High Register

**Name:** GMAC\_ORHI

**Address:** 0x40050154

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RXO							
7	6	5	4	3	2	1	0
RXO							

When reading the Octets Transmitted and Octets Received Registers, bits 31:0 should be read prior to bits 47:32 to ensure reliable operation.

- **RXO: Received Octets**

Received octets in frame without errors [47:32]. The number of octets received in valid frames of any type. This counter is 48-bits and is read through two registers. This count does not include octets from pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.69 GMAC Frames Received Register

**Name:** GMAC\_FR

**Address:** 0x40050158

**Access:** Read-only

31	30	29	28	27	26	25	24
FRX							
23	22	21	20	19	18	17	16
FRX							
15	14	13	12	11	10	9	8
FRX							
7	6	5	4	3	2	1	0
FRX							

- **FRX: Frames Received without Error**

Frames received without error. This register counts the number of frames successfully received. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.70 GMAC Broadcast Frames Received Register

**Name:** GMAC\_BCFR

**Address:** 0x4005015C

**Access:** Read-only

31	30	29	28	27	26	25	24
BFRX							
23	22	21	20	19	18	17	16
BFRX							
15	14	13	12	11	10	9	8
BFRX							
7	6	5	4	3	2	1	0
BFRX							

- **BFRX: Broadcast Frames Received without Error**


Broadcast frames received without error. This register counts the number of broadcast frames successfully received. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.71 GMAC Multicast Frames Received Register

**Name:** GMAC\_MFR

**Address:** 0x40050160

**Access:** Read-only



- **MFRX: Multicast Frames Received without Error**

This register counts the number of multicast frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.72 GMAC Pause Frames Received Register

**Name:** GMAC\_PFR

**Address:** 0x40050164

**Access:** Read-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
PFRX							
7	6	5	4	3	2	1	0
PFRX							

- **PFRX: Pause Frames Received Register**


This register counts the number of pause frames received without error.

### 37.8.73 GMAC 64 Byte Frames Received Register

**Name:** GMAC\_BFR64

**Address:** 0x40050168

**Access:** Read-only



- **NFRX: 64 Byte Frames Received without Error**


This register counts the number of 64 byte frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.74 GMAC 65 to 127 Byte Frames Received Register

**Name:** GMAC\_TBFR127

**Address:** 0x4005016C

**Access:** Read-only



- **NFRX: 65 to 127 Byte Frames Received without Error**


This register counts the number of 65 to 127 byte frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.75 GMAC 128 to 255 Byte Frames Received Register

**Name:** GMAC\_TBFR255

**Address:** 0x40050170

**Access:** Read-only



- **NFRX: 128 to 255 Byte Frames Received without Error**

This register counts the number of 128 to 255 byte frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.




### 37.8.76 GMAC 256 to 511 Byte Frames Received Register

**Name:** GMAC\_TBFR511

**Address:** 0x40050174

**Access:** Read-only



- **NFRX: 256 to 511 Byte Frames Received without Error**

This register counts the number of 256 to 511 byte frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.77 GMAC 512 to 1023 Byte Frames Received Register

**Name:** GMAC\_TBFR1023

**Address:** 0x40050178

**Access:** Read-only

31	30	29	28	27	26	25	24
NFRX							
23	22	21	20	19	18	17	16
NFRX							
15	14	13	12	11	10	9	8
NFRX							
7	6	5	4	3	2	1	0
NFRX							

- **NFRX: 512 to 1023 Byte Frames Received without Error**


This register counts the number of 512 to 1023 byte frames successfully received without error. Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

### 37.8.78 GMAC 1024 to 1518 Byte Frames Received Register

**Name:** GMAC\_TBFR1518

**Address:** 0x4005017C

**Access:** Read-only



- **NFRX: 1024 to 1518 Byte Frames Received without Error**


This register counts the number of 1024 to 1518 byte frames successfully received without error, i.e., no underrun and not too many retries.

### 37.8.79 GMAC 1519 to Maximum Byte Frames Received Register

**Name:** GMAC\_TMXBFR

**Address:** 0x40050180

**Access:** Read-only



- **NFRX: 1519 to Maximum Byte Frames Received without Error**

This register counts the number of 1519 byte or above frames successfully received without error. Maximum frame size is determined by the Network Configuration Register bit 8 (1536 maximum frame size) or bit 3 (jumbo frame size). Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.80 GMAC Undersized Frames Received Register

**Name:** GMAC\_UFR

**Address:** 0x40050184

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	UFRX	
7	6	5	4	3	2	1	0
UFRX							

- **UFRX: Undersize Frames Received**

This register counts the number of frames received less than 64 bytes in length (10/100 mode, full duplex) that do not have either a CRC error or an alignment error.

### 37.8.81 GMAC Oversized Frames Received Register

**Name:** GMAC\_OFR

**Address:** 0x40050188

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	OFRX	
7	6	5	4	3	2	1	0
OFRX							

- **OFRX: Oversized Frames Received**

This register counts the number of frames received exceeding 1518 bytes (1536 bytes if bit 8 is set in the Network Configuration Register) in length but do not have either a CRC error, an alignment error nor a receive symbol error. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.82 GMAC Jabbers Received Register

**Name:** GMAC\_JR

**Address:** 0x4005018C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	JRX	
7	6	5	4	3	2	1	0
JRX							

- **JRX: Jabbers Received**

The register counts the number of frames received exceeding 1518 bytes in length (1536 if bit 8 is set in Network Configuration Register) and have either a CRC error, an alignment error or a receive symbol error. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.83 GMAC Frame Check Sequence Errors Register

**Name:** GMAC\_FCSE

**Address:** 0x40050190

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	FCKR	
7	6	5	4	3	2	1	0
FCKR							

- **FCKR: Frame Check Sequence Errors**

The register counts frames that are an integral number of bytes, have bad CRC and are between 64 and 1518 bytes in length (1536 if bit 8 is set in Network Configuration Register). This register is also incremented if a symbol error is detected and the frame is of valid length and has an integral number of bytes.

This register is incremented for a frame with bad FCS, regardless of whether it is copied to memory due to ignore FCS mode being enabled in bit 26 of the Network Configuration Register. See [Section 37.8.2 "GMAC Network Configuration Register"](#).



### 37.8.84 GMAC Length Field Frame Errors Register

**Name:** GMAC\_LFFE

**Address:** 0x40050194

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	LFFER	
7	6	5	4	3	2	1	0
LFFER							

- **LFFER: Length Field Frame Errors**

This register counts the number of frames received that have a measured length shorter than that extracted from the length field (bytes 13 and 14). This condition is only counted if the value of the length field is less than 0x0600, the frame is not of excessive length and checking is enabled through bit 16 of the Network Configuration Register. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.85 GMAC Receive Symbol Errors Register

**Name:** GMAC\_RSE

**Address:** 0x40050198

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	RXSE	
7	6	5	4	3	2	1	0
RXSE							

- **RXSE: Receive Symbol Errors**

This register counts the number of frames that had GRXER asserted during reception. For 10/100 mode symbol errors are counted regardless of frame length checks. Receive symbol errors will also be counted as an FCS or alignment error if the frame is between 64 and 1518 bytes (1536 bytes if bit 8 is set in the Network Configuration Register). If the frame is larger it will be recorded as a jabber error. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.86 GMAC Alignment Errors Register

**Name:** GMAC\_AE

**Address:** 0x4005019C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	AER	
7	6	5	4	3	2	1	0
AER							

- **AER: Alignment Errors**

This register counts the frames that are not an integral number of bytes long and have bad CRC when their length is truncated to an integral number of bytes and are between 64 and 1518 bytes in length (1536 if bit 8 is set in Network Configuration Register). This register is also incremented if a symbol error is detected and the frame is of valid length and does not have an integral number of bytes. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.87 GMAC Receive Resource Errors Register

**Name:** GMAC\_RRE

**Address:** 0x400501A0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	RXRER	
15	14	13	12	11	10	9	8
RXRER							
7	6	5	4	3	2	1	0
RXRER							

- **RXRER: Receive Resource Errors**

This register counts frames that are not an integral number of bytes long and have bad CRC when their length is truncated to an integral number of bytes and are between 64 and 1518 bytes in length (1536 if bit 8 is set in Network Configuration Register). This register is also incremented if a symbol error is detected and the frame is of valid length and does not have an integral number of bytes. See [Section 37.8.2 "GMAC Network Configuration Register"](#).

### 37.8.88 GMAC Receive Overruns Register

**Name:** GMAC\_ROE

**Address:** 0x400501A4

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	RXOVR	
7	6	5	4	3	2	1	0
RXOVR							

- **RXOVR: Receive Overruns**

This register counts the number of frames that are address recognized but were not copied to memory due to a receive overrun.

### 37.8.89 GMAC IP Header Checksum Errors Register

**Name:** GMAC\_IHCE

**Address:** 0x400501A8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
HCKER							

- **HCKER: IP Header Checksum Errors**

This register counts the number of frames discarded due to an incorrect IP header checksum, but are between 64 and 1518 bytes (1536 bytes if bit 8 is set in the Network Configuration Register) and do not have a CRC error, an alignment error, nor a symbol error.

### 37.8.90 GMAC TCP Checksum Errors Register

**Name:** GMAC\_TCE

**Address:** 0x400501AC

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
TCKER							

- **TCKER: TCP Checksum Errors**

This register counts the number of frames discarded due to an incorrect TCP checksum, but are between 64 and 1518 bytes (1536 bytes if bit 8 is set in the Network Configuration Register) and do not have a CRC error, an alignment error, nor a symbol error.

### 37.8.91 GMAC UDP Checksum Errors Register

**Name:** GMAC\_UCE

**Address:** 0x400501B0

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
UCKER							

- **UCKER: UDP Checksum Errors**

This register counts the number of frames discarded due to an incorrect UDP checksum, but are between 64 and 1518 bytes (1536 bytes if bit 8 is set in the Network Configuration Register) and do not have a CRC error, an alignment error, nor a symbol error.



### 37.8.92 GMAC 1588 Timer Increment Sub-nanoseconds Register

**Name:** GMAC\_TISUBN

**Address:** 0x400501BC

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LSBTIR							
7	6	5	4	3	2	1	0
LSBTIR							

- **LSBTIR: Lower Significant Bits of Timer Increment Register**

Lower significant bits of Timer Increment Register[15:0] giving a 24-bit timer\_increment counter. These bits are the sub-ns value which the 1588 timer will be incremented each clock cycle. Bit  $n = 2^{(n-16)}$  nsec giving a resolution of approximately  $15.2E^{-15}$  sec.

### 37.8.93 GMAC 1588 Timer Seconds High Register

**Name:** GMAC\_TSH

**Address:** 0x400501C0

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TCS							
7	6	5	4	3	2	1	0
TCS							

- **TCS: Timer Count in Seconds**


This register is writable. It increments by one when the 1588 nanoseconds counter counts to one second. It may also be incremented when the Timer Adjust Register is written.

### 37.8.94 GMAC 1588 Timer Seconds Low Register

**Name:** GMAC\_TSL

**Address:** 0x400501D0

**Access:** Read/Write



- **TCS: Timer Count in Seconds**

This register is writable. It increments by one when the 1588 nanoseconds counter counts to one second. It may also be incremented when the Timer Adjust Register is written.

### 37.8.95 GMAC 1588 Timer Nanoseconds Register

**Name:** GMAC\_TN

**Address:** 0x400501D4

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	TNS					
23	22	21	20	19	18	17	16
TNS							
15	14	13	12	11	10	9	8
TNS							
7	6	5	4	3	2	1	0
TNS							

- **TNS: Timer Count in Nanoseconds**

This register is writable. It can also be adjusted by writes to the 1588 Timer Adjust Register. It increments by the value of the 1588 Timer Increment Register each clock cycle.

### 37.8.96 GMAC 1588 Timer Adjust Register

**Name:** GMAC\_TA

**Address:** 0x400501D8

**Access:** Write-only

31	30	29	28	27	26	25	24
ADJ	–	ITDT					
23	22	21	20	19	18	17	16
ITDT							
15	14	13	12	11	10	9	8
ITDT							
7	6	5	4	3	2	1	0
ITDT							

- **ITDT: Increment/Decrement**

The number of nanoseconds to increment or decrement the 1588 Timer Nanoseconds Register. If necessary, the 1588 Seconds Register will be incremented or decremented.

- **ADJ: Adjust 1588 Timer**

Write as one to subtract from the 1588 timer. Write as zero to add to it.

### 37.8.97 GMAC 1588 Timer Increment Register

**Name:** GMAC\_TI  
**Address:** 0x400501DC  
**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
NIT							
15	14	13	12	11	10	9	8
ACNS							
7	6	5	4	3	2	1	0
CNS							

- **CNS: Count Nanoseconds**

A count of nanoseconds by which the 1588 Timer Nanoseconds Register will be incremented each clock cycle.

- **ACNS: Alternative Count Nanoseconds**

Alternative count of nanoseconds by which the 1588 Timer Nanoseconds Register will be incremented each clock cycle.

- **NIT: Number of Increments**

The number of increments after which the alternative increment is used.

### 37.8.98 GMAC PTP Event Frame Transmitted Seconds Low Register

**Name:** GMAC\_EFTSL

**Address:** 0x400501E0

**Access:** Read-only

31	30	29	28	27	26	25	24
RUD							
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Seconds Register holds when the SFD of a PTP transmit primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.99 GMAC PTP Event Frame Transmitted Nanoseconds Register

**Name:** GMAC\_EFTN

**Address:** 0x400501E4

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	RUD					
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Nanoseconds Register holds when the SFD of a PTP transmit primary event crosses the MII interface. An interrupt is issued when the register is updated.



### 37.8.100 GMAC PTP Event Frame Received Seconds Low Register

**Name:** GMAC\_EFRSL

**Address:** 0x400501E8

**Access:** Read-only

31	30	29	28	27	26	25	24
RUD							
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Seconds Register holds when the SFD of a PTP receive primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.101 GMAC PTP Event Frame Received Nanoseconds Register

**Name:** GMAC\_EFRN

**Address:** 0x400501EC

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	RUD					
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Nanoseconds Register holds when the SFD of a PTP receive primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.102 GMAC PTP Peer Event Frame Transmitted Seconds Low Register

**Name:** GMAC\_PEFTSL

**Address:** 0x400501F0

**Access:** Read-only

31	30	29	28	27	26	25	24
RUD							
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Seconds Register holds when the SFD of a PTP transmit peer event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.103 GMAC PTP Peer Event Frame Transmitted Nanoseconds Register

**Name:** GMAC\_PEFTN

**Address:** 0x400501F4

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	RUD					
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Nanoseconds Register holds when the SFD of a PTP transmit peer event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.104 GMAC PTP Peer Event Frame Received Seconds Low Register

**Name:** GMAC\_PEFRSL

**Address:** 0x400501F8

**Access:** Read-only

31	30	29	28	27	26	25	24
RUD							
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Seconds Register holds when the SFD of a PTP receive primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.105 GMAC PTP Peer Event Frame Received Nanoseconds Register

**Name:** GMAC\_PEFRN

**Address:** 0x400501FC

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	RUD					
23	22	21	20	19	18	17	16
RUD							
15	14	13	12	11	10	9	8
RUD							
7	6	5	4	3	2	1	0
RUD							

- **RUD: Register Update**

The register is updated with the value that the 1588 Timer Nanoseconds Register holds when the SFD of a PTP receive primary event crosses the MII interface. An interrupt is issued when the register is updated.

### 37.8.106 GMAC Interrupt Status Register Priority Queue x

**Name:** GMAC\_ISR PQx[x=1..3]

**Address:** 0x40050400

**Access:** Read-only

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-				HRESP	ROVR	-	-
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	-	-	RXUBR	RCOMP	-

- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **TFC: Transmit Frame Corruption Due to AHB Error**

Transmit frame corruption due to AHB error—set if an error occurs whilst midway through reading transmit frame from the AHB, including HRESP errors and buffers exhausted mid frame.

- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**

### 37.8.107 GMAC Transmit Buffer Queue Base Address Register Priority Queue x

**Name:** GMAC\_TBQBAPQx[x=1..3]

**Address:** 0x40050440

**Access:** Read/Write

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-							
7	6	5	4	3	2	1	0
TXBQBA						-	-

These registers hold the start address of the transmit buffer queues (transmit buffers descriptor lists) for the additional queues used when priority queues are employed.

- **TXBQBA: Transmit Buffer Queue Base Address**

Written with the address of the start of the transmit queue.



### 37.8.108 GMAC Receive Buffer Queue Base Address Register Priority Queue x

**Name:** GMAC\_RBQBAPQx[x=1..3]

**Address:** 0x40050480

**Access:** Read/Write

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-							
7	6	5	4	3	2	1	0
RXBQBA						-	-

These registers hold the start address of the receive buffer queues (receive buffers descriptor lists) for the additional queues used when priority queues are employed.

- **RXBQBA: Receive Buffer Queue Base Address**

Written with the address of the start of the receive queue.

### 37.8.109 GMAC Receive Buffer Size Register Priority Queue x

**Name:** GMAC\_RBSRPQx[x=1..3]

**Address:** 0x400504A0

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RBS							
7	6	5	4	3	2	1	0
RBS							

- **RBS: Receive Buffer Size**

DMA receive buffer size in AHB system memory. The value defined by these bits determines the size of buffer to use in main AHB system memory when writing received data.

The value is defined in multiples of 64 bytes such that a value of 0x01 corresponds to buffers of 64 bytes, 0x02 corresponds to 128 bytes etc.

For example:

0x02: 128 bytes

0x18: 1536 bytes (1 × max length frame/buffer)

0xA0: 10240 bytes (1 × 10K jumbo frame/buffer)

Note that this value should never be written as zero.

### 37.8.110 GMAC Credit-Based Shaping Control Register

**Name:** GMAC\_CBSCR

**Address:** 0x400504BC

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	QAE	QBE

- **QAE: Queue A CBS Enable**

0: Credit-based shaping on the second highest priority queue (queue A<sup>(1)</sup>) is disabled.

1: Credit-based shaping on the second highest priority queue (queue A<sup>(1)</sup>) is enabled.

- **QBE: Queue B CBS Enable**

0: Credit-based shaping on the highest priority queue (queue B<sup>(2)</sup>) is disabled.

1: Credit-based shaping on the highest priority queue (queue B<sup>(2)</sup>) is enabled.

Notes: 1. Queue A is queue 3 in a 3 queue configuration.  
2. Queue B is queue 2 in a 3 queue configuration.

### 37.8.111 GMAC Credit-Based Shaping IdleSlope Register for Queue A

**Name:** GMAC\_CBSISQA

**Address:** 0x400504C0

**Access:** Read/Write

31	30	29	28	27	26	25	24
IS							
23	22	21	20	19	18	17	16
IS							
15	14	13	12	11	10	9	8
IS							
7	6	5	4	3	2	1	0
IS							

Credit-based shaping must be disabled in the GMAC\_CBSCR before updating this register.

- **IS: IdleSlope**

IdleSlope value for queue A in bytes/second.

The IdleSlope value is defined as the rate of change of credit when a packet is waiting to be sent. This must not exceed the port transmit rate which is dependent on the speed of operation, e.g., 1Gb/second portTransmitRate = 32'h07735940


If 50% of bandwidth was to be allocated to a particular queue in 1Gb/second mode, then the IdleSlope value for that queue would be calculated as 32'h07735940 / 2.

### 37.8.112 GMAC Credit-Based Shaping IdleSlope Register for Queue B

**Name:** GMAC\_CBSISQB

**Address:** 0x400504C4

**Access:** Read/Write



Credit-based shaping must be disabled in the GMAC\_CBSCR before updating this register.

- **IS: IdleSlope**

IdleSlope value for queue B in bytes/second.

The IdleSlope value is defined as the rate of change of credit when a packet is waiting to be sent. This must not exceed the port transmit rate which is dependent on the speed of operation, e.g., 1Gb/second portTransmitRate = 32'h07735940

If 50% of bandwidth was to be allocated to a particular queue in 1Gb/sec mode, then the IdleSlope value for that queue would be calculated as 32'h07735940 / 2

### 37.8.113 GMAC Screening Type 1 Register x Priority Queue

**Name:** GMAC\_ST1RPQx[x=0..3]

**Address:** 0x40050500

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	UDPE	DSTCE	UDPM			
23	22	21	20	19	18	17	16
UDPM							
15	14	13	12	11	10	9	8
UDPM				DSTCM			
7	6	5	4	3	2	1	0
DSTCM				–	QNB		

Screening type 1 registers are used to allocate up to 3 priority queues to received frames based on certain IP or UDP fields of incoming frames.

- **QNB: Queue Number (0–2)**

If a match is successful, then the queue value programmed in bits 2:0 is allocated to the frame.

- **DSTCM: Differentiated Services or Traffic Class Match**

When DS/TC match enable is set (bit 28), the DS (differentiated services) field of the received IPv4 header or TC field (traffic class) of IPv6 headers are matched against bits 11:4.

- **UDPM: UDP Port Match**

When UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12.

- **DSTCE: Differentiated Services or Traffic Class Match Enable**

When DS/TC match enable is set (bit 28), the DS (differentiated services) field of the received IPv4 header or TC field (traffic class) of IPv6 headers are matched against bits 11:4.

- **UDPE: UDP Port Match Enable**

When UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12.

### 37.8.114 GMAC Screening Type 2 Register x Priority Queue

**Name:** GMAC\_ST2RPQx[x=0..7]

**Address:** 0x40050540

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	COMPCE	COMPC				COMPBE	
23	22	21	20	19	18	17	16
COMPB				COMPAE	COMPA		
15	14	13	12	11	10	9	8
COMPA			ETHE	I2ETH		VLANE	
7	6	5	4	3	2	1	0
–	VLANP			–	QNB		

Screening type 2 registers are used to allocate up to 3 priority queues to received frames based on the VLAN priority field of received ethernet frames.

- **QNB: Queue Number (0–2)**

If a match is successful, then the queue value programmed in QNB is allocated to the frame.

- **VLANP: VLAN Priority**

When VLAN match enable is set (bit 8), the VLAN priority field of the received frame is matched against bits 7:4 of this register.

- **VLANE: VLAN Enable**

0: VLAN match is disabled.

1: VLAN match is enabled.

- **I2ETH: Index of Screening Type 2 EtherType register x**

When ETHE is set (bit 12), the field EtherType (last EtherType in the header if the frame is VLAN tagged) is compared with bits 15:0 in the register designated by the value of I2ETH.

- **ETHE: EtherType Enable**

0: EtherType match with bits 15:0 in the register designated by the value of I2ETH is disabled.

1: EtherType match with bits 15:0 in the register designated by the value of I2ETH is enabled.

- **COMPA: Index of Screening Type 2 Compare Word 0/Word 1 register x**

COMPA is a pointer to the compare registers GMAC\_ST2CW0x and GMAC\_ST2CW1x. When COMPAE is set, the compare is true if the data at the frame offset ANDed with the value MASKVAL is equal to the value of COMPVAL ANDed with the value of MASKVAL.

- **COMPAE: Compare A Enable**

0: Comparison via the register designated by index COMPA is disabled.

1: Comparison via the register designated by index COMPA is enabled.

- **COMPB: Index of Screening Type 2 Compare Word 0/Word 1 register x**

COMPB is a pointer to the compare registers GMAC\_ST2CW0x and GMAC\_ST2CW1x. When COMPBE is set, the compare is true if the data at the frame offset ANDed with the value MASKVAL is equal to the value of COMPVAL ANDed with the value of MASKVAL.

- **COMPBE: Compare B Enable**

0: Comparison via the register designated by index COMPB is disabled.

1: Comparison via the register designated by index COMPB is enabled.

- **COMPC: Index of Screening Type 2 Compare Word 0/Word 1 register x**

COMPC is a pointer to the compare registers GMAC\_ST2CW0x and GMAC\_ST2CW1x. When COMPCE is set, the compare is true if the data at the frame offset ANDed with the value MASKVAL is equal to the value of COMPVAL ANDed with the value of MASKVAL.

- **COMPCE: Compare C Enable**

0: Comparison via the register designated by index COMPC is disabled.

1: Comparison via the register designated by index COMPC is enabled.



### 37.8.115 GMAC Interrupt Enable Register Priority Queue x

**Name:** GMAC\_IERPQx[x=1..3]

**Address:** 0x40050600

**Access:** Write-only

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-				HRESP	ROVR	-	-
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	-	-	RXUBR	RCOMP	-

The following values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **TFC: Transmit Frame Corruption Due to AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**

### 37.8.116 GMAC Interrupt Disable Register Priority Queue x

**Name:** GMAC\_IDRPQx[x=1..3]

**Address:** 0x40050620

**Access:** Write-only

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-				HRESP	ROVR	-	-
7	6	5	4	3	2	1	0
TCOMP	TFC	RLEX	-	-	RXUBR	RCOMP	-

The following values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **TFC: Transmit Frame Corruption Due to AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**

### 37.8.117 GMAC Interrupt Mask Register Priority Queue x

**Name:** GMAC\_IMRPQx[x=1..3]

**Address:** 0x40050640

**Access:** Read/Write

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-				HRESP	ROVR	-	-
7	6	5	4	3	2	1	0
TCOMP	AHB	RLEX	-	-	RXUBR	RCOMP	-

A read of this register returns the value of the receive complete interrupt mask.

A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt to be generated if a 1 is written.

The following values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RCOMP: Receive Complete**
- **RXUBR: RX Used Bit Read**
- **RLEX: Retry Limit Exceeded or Late Collision**
- **AHB: AHB Error**
- **TCOMP: Transmit Complete**
- **ROVR: Receive Overrun**
- **HRESP: HRESP Not OK**

### 37.8.118 GMAC Screening Type 2 EtherType Register x

**Name:** GMAC\_ST2ERx[x=0..3]

**Address:** 0x400506E0

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
COMPVAL							
7	6	5	4	3	2	1	0
COMPVAL							


- **COMPVAL: EthernType Compare Value**

When the bit GMAC\_ST2RPQ.ETHE is enabled, the EtherType (last EtherType in the header if the frame is VLAN tagged) is compared with bits 15:0 in the register designated by GMAC\_ST2RPQ.I2ETH.

### 37.8.119 GMAC Screening Type 2 Compare Word 0 Register x

**Name:** GMAC\_ST2CW0x[x=0..23]

**Access:** Read/Write



- **MASKVAL: Mask Value**

The value of MASKVAL ANDed with the 2 bytes extracted from the frame is compared to the value of MASKVAL ANDed with the value of COMPVAL.

- **COMPVAL: Compare Value**

The byte stored in bits [23:16] is compared against the first byte of the 2 bytes extracted from the frame.

The byte stored in bits [31:24] is compared against the second byte of the 2 bytes extracted from the frame.

### 37.8.120 GMAC Screening Type 2 Compare Word 1 Register x

**Name:** GMAC\_ST2CW1x[x=0..23]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	OFFSSTRT
7	6	5	4	3	2	1	0
OFFSSTRT	OFFSVAL						

- **OFFSVAL: Offset Value in Bytes**

The value of OFFSVAL ranges from 0 to 127 bytes, and is counted from either the start of the frame, the byte after the EtherType field (last EtherType in the header if the frame is VLAN tagged), the byte after the IP header (IPv4 or IPv6) or the byte after the TCP/UDP header.

- **OFFSSTRT: Ethernet Frame Offset Start**

Value	Name	Description
0	FRAMESTART	Offset from the start of the frame
1	ETHERTYPE	Offset from the byte after the EtherType field
2	IP	Offset from the byte after the IP header field
3	TCP_UDP	Offset from the byte after the TCP/UDP header field

## 38. High Speed Multimedia Card Interface (HSMCI)

### 38.1 Description

The High Speed Multimedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

The HSMCI includes a command register, response registers, data registers, timeout counters and error detection logic that automatically handle the transmission of commands and, when required, the reception of the associated responses and data with a limited processor overhead.

The HSMCI operates at a rate of up to Master Clock divided by 2 and supports the interfacing of 1 slot(s). Each slot may be used to interface with a High Speed MultiMedia Card bus (up to 30 Cards) or with an SD Memory Card. A bit field in the SD Card Register performs this selection.

The SD Memory Card communication is based on a 9-pin interface (clock, command, four data and three power lines) and the High Speed MultiMedia Card on a 7-pin interface (clock, command, one data, three power lines and one reserved for future use).

The SD Memory Card interface also supports High Speed MultiMedia Card operations. The main differences between SD and High Speed MultiMedia Cards are the initialization process and the bus topology.


HSMCI fully supports CE-ATA Revision 1.1, built on the MMC System Specification v4.0. The module includes dedicated hardware to issue the command completion signal and capture the host command completion signal disable.

### 38.2 Embedded Characteristics

- Compatible with MultiMedia Card Specification Version 4.3
- Compatible with SD Memory Card Specification Version 2.0
- Compatible with SDIO Specification Version 2.0
- Compatible with CE-ATA Specification 1.1
- Cards Clock Rate Up to Master Clock Divided by 2
- Boot Operation Mode Support
- High Speed Mode Support
- Embedded Power Management to Slow Down Clock Rate When Not Used
- Supports 1 Multiplexed Slot(s)
  - Each Slot for either a High Speed MultiMedia Card Bus (Up to 30 Cards) or an SD Memory Card
- Support for Stream, Block and Multi-block Data Read and Write
  - Minimizes Processor Intervention for Large Buffer Transfers
- Built in FIFO (from 16 to 256 bytes) with Large Memory Aperture Supporting Incremental Access
- Support for CE-ATA Completion Signal Disable Command
- Protection Against Unexpected Modification On-the-Fly of the Configuration Registers

## 38.3 Block Diagram

Figure 38-1. Block Diagram (4-bit configuration)




Note: 1. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAy.



## 38.4 Application Block Diagram

Figure 38-2. Application Block Diagram



## 38.5 Pin Name List

Table 38-1. I/O Lines Description for 4-bit Configuration

Pin Name <sup>(1)</sup>	Pin Description	Type <sup>(2)</sup>	Comments
MCCDA	Command/response	I/O/PP/OD	CMD of an MMC or SDCard/SDIO
MCCK	Clock	I/O	CLK of an MMC or SD Card/SDIO
MCDA0–MCDA3	Data 0..3 of Slot A	I/O/PP	DAT[0..3] of an MMC DAT[0..3] of an SD Card/SDIO

Notes: 1. When several HSMCI (x HSMCI) are embedded in a product, MCCDA refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAY.

2. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.

## 38.6 Product Dependencies

### 38.6.1 I/O Lines

The pins used for interfacing the High Speed MultiMedia Cards or SD Cards are multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the peripheral functions to HSMCI pins.

**Table 38-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
HSMCI	MCCDA	PA28	C
HSMCI	MCKK	PA25	D
HSMCI	MCDA0	PA30	C
HSMCI	MCDA1	PA31	C
HSMCI	MCDA2	PA26	C
HSMCI	MCDA3	PA27	C

### 38.6.2 Power Management

The HSMCI is clocked through the Power Management Controller (PMC), so the programmer must first configure the PMC to enable the HSMCI clock.

### 38.6.3 Interrupt Sources

The HSMCI has an interrupt line connected to the interrupt controller.


Handling the HSMCI interrupt requires programming the interrupt controller before configuring the HSMCI.

**Table 38-3. Peripheral IDs**

Instance	ID
HSMCI	18

## 38.7 Bus Topology

**Figure 38-3. High Speed MultiMedia Memory Card Bus Topology**




The High Speed MultiMedia Card communication is based on a 13-pin serial bus interface. It has three communication lines and four supply lines.

**Table 38-4. Bus Topology**

Pin Number	Name	Type <sup>(1)</sup>	Description	HSMCI Pin Name <sup>(2)</sup> (Slot z)
1	DAT[3]	I/O/PP	Data	MCDz3
2	CMD	I/O/PP/OD	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	MCCK
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data 0	MCDz0
8	DAT[1]	I/O/PP	Data 1	MCDz1
9	DAT[2]	I/O/PP	Data 2	MCDz2
10	DAT[4]	I/O/PP	Data 4	MCDz4
11	DAT[5]	I/O/PP	Data 5	MCDz5
12	DAT[6]	I/O/PP	Data 6	MCDz6
13	DAT[7]	I/O/PP	Data 7	MCDz7


- Notes: 1. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.  
 2. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDy to HSMCIx\_Dy.

**Figure 38-4. MMC Bus Connections (One Slot)**



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDy to HSMCIx\_Dy.

**Figure 38-5. SD Memory Card Bus Topology**




The SD Memory Card bus includes the signals listed in [Table 38-5](#).

**Table 38-5. SD Memory Card Bus Signals**

Pin Number	Name	Type <sup>(1)</sup>	Description	HSMCI Pin Name <sup>(2)</sup> (Slot z)
1	CD/DAT[3]	I/O/PP	Card detect/ Data line Bit 3	MCDz3
2	CMD	PP	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	MCCK
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data line Bit 0	MCDz0
8	DAT[1]	I/O/PP	Data line Bit 1 or Interrupt	MCDz1
9	DAT[2]	I/O/PP	Data line Bit 2	MCDz2

- Notes:
1. I: input, O: output, PP: Push Pull, OD: Open Drain.
  2. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAY to HSMCIx\_DAY.

**Figure 38-6. SD Card Bus Connections with One Slot**



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAY to HSMCIx\_DAY.

When the HSMCI is configured to operate with SD memory cards, the width of the data bus can be selected in the HSMCI\_SDCR. Clearing the SDCBUS bit in this register means that the width is one bit; setting it means that the width is four bits. In the case of High Speed MultiMedia cards, only the data line 0 is used. The other data lines can be used as independent PIOs.

## 38.8 High Speed MultiMedia Card Operations

After a power-on reset, the cards are initialized by a special message-based High Speed MultiMedia Card bus protocol. Each message is represented by one of the following tokens:

- **Command**—A command is a token that starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- **Response**—A response is a token which is sent from an addressed card or (synchronously) from all connected cards to the host as an answer to a previously received command. A response is transferred serially on the CMD line.
- **Data**—Data can be transferred from the card to the host or vice versa. Data is transferred via the data line.

Card addressing is implemented using a session address assigned during the initialization phase by the bus controller to all currently connected cards. Their unique CID number identifies individual cards.

The structure of commands, responses and data blocks is described in the High Speed MultiMedia Card System Specification. See also [Table 38-6 on page 886](#).

High Speed MultiMedia Card bus data transfers are composed of these tokens.

There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token; the others transfer their information directly within the command or response structure. In this case, no data token is present in an operation. The bits on the DAT and the CMD lines are transferred synchronous to the clock HSMCI clock.

Two types of data transfer commands are defined:

- **Sequential commands**—These commands initiate a continuous data stream. They are terminated only when a stop command follows on the CMD line. This mode reduces the command overhead to an absolute minimum.
- **Block-oriented commands**—These commands send a data block succeeded by CRC bits.

Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the CMD line similarly to the sequential read or when a multiple block transmission has a predefined block count (see [Section 38.8.2 “Data Transfer Operation”](#)).

The HSMCI provides a set of registers to perform the entire range of High Speed MultiMedia Card operations.

### 38.8.1 Command - Response Operation

After reset, the HSMCI is disabled and becomes valid after setting the MCIEN bit in the HSMCI\_CR.

The PWSEN bit saves power by dividing the HSMCI clock by  $2^{PWSDIV} + 1$  when the bus is inactive.

The two bits, RDPROOF and WRPROOF in the HSMCI Mode Register (HSMCI\_MR) allow stopping the HSMCI clock during read or write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

All the timings for High Speed MultiMedia Card are defined in the High Speed MultiMedia Card System Specification.

The two bus modes (open drain and push/pull) needed to process all the operations are defined in the HSMCI Command Register (HSMCI\_CMDR). The HSMCI\_CMDR allows a command to be carried out.

For example, to perform an ALL\_SEND\_CID command:

CMD	Host Command					N <sub>ID</sub> Cycles			Response			High Impedance State		
	S	T	Content	CRC	E	Z	*****	Z	S	T	CID Content	Z	Z	Z

The command ALL\_SEND\_CID and the fields and values for the HSMCI\_CMDR are described in [Table 38-6](#) and [Table 38-7](#).

**Table 38-6. ALL\_SEND\_CID Command Description**

CMD Index	Type	Argument	Response	Abbreviation	Command Description
CMD2	bcr <sup>(1)</sup>	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the CMD line

Note: 1. bcr means broadcast command with response.

**Table 38-7. Fields and Values for HSMCI\_CMDR**

Field	Value
CMDNB (command number)	2 (CMD2)
RSPTYP (response type)	2 (R2: 136 bits response)
SPCMD (special command)	0 (not a special command)
OPCMD (open drain command)	1
MAXLAT (max latency for command to response)	0 (NID cycles ==> 5 cycles)
TRCMD (transfer command)	0 (No transfer)
TRDIR (transfer direction)	X (available only in transfer command)
TRTYP (transfer type)	X (available only in transfer command)
IOSPCMD (SDIO special command)	0 (not a special command)

The HSMCI\_ARGR contains the argument field of the command.

To send a command, the user must perform the following steps:

- Fill the argument register (HSMCI\_ARGR) with the command argument.
- Set the command register (HSMCI\_CMDR) (see [Table 38-7](#)).


The command is sent immediately after writing the command register.

While the card maintains a busy indication (at the end of a STOP\_TRANSMISSION command CMD12, for example), a new command shall not be sent. The NOTBUSY flag in the Status Register (HSMCI\_SR) is asserted when the card releases the busy indication.

If the command requires a response, it can be read in the HSMCI Response Register (HSMCI\_RSPR). The response size can be from 48 bits up to 136 bits depending on the command. The HSMCI embeds an error detection to prevent any corrupted data during the transfer.

The following flowchart shows how to send a command to the card and read the response if needed. In this example, the status register bits are polled but setting the appropriate bits in the HSMCI Interrupt Enable Register (HSMCI\_IER) allows using an interrupt method.

**Figure 38-7. Command/Response Functional Flow Diagram**



Note: If the command is SEND\_OP\_COND, the CRC error flag is always present (refer to R3 response in the High Speed MultiMedia Card specification).

## 38.8.2 Data Transfer Operation

The High Speed MultiMedia Card allows several read/write operations (single block, multiple blocks, stream, etc.). These kinds of transfer can be selected setting the Transfer Type (TRTYP) field in the HSMCI Command Register (HSMCI\_CMDR).

In all cases, the block length (BLKLEN field) must be defined either in the HSMCI Mode Register (HSMCI\_MR) or in the HSMCI Block Register (HSMCI\_BLKR). This field determines the size of the data block.

Consequent to MMC Specification 3.1, two types of multiple block read (or write) transactions are defined (the host can use either one at any time):


- Open-ended/Infinite Multiple block read (or write):  
The number of blocks for the read (or write) multiple block operation is not defined. The card will continuously transfer (or program) data blocks until a stop transmission command is received.
- Multiple block read (or write) with predefined block count (since version 3.1 and higher):  
The card will transfer (or program) the requested number of data blocks and terminate the transaction. The stop command is not required at the end of this type of multiple block read (or write), unless terminated with an error. In order to start a multiple block read (or write) with predefined block count, the host must correctly program the HSMCI Block Register (HSMCI\_BLKR). Otherwise the card will start an open-ended multiple block read. The BCNT field of the HSMCI\_BLKR defines the number of blocks to transfer (from 1 to 65535 blocks). Programming the value 0 in the BCNT field corresponds to an infinite block transfer.

## 38.8.3 Read Operation

The following flowchart ([Figure 38-8](#)) shows how to read a single block with or without use of DMAC facilities. In this example, a polling method is used to wait for the end of read. Similarly, the user can configure the HSMCI Interrupt Enable Register (HSMCI\_IER) to trigger an interrupt at the end of read.



Figure 38-8. Read Functional Flow Diagram



Notes: 1. It is assumed that this command has been correctly sent (see Figure 38-7).


### 38.8.4 Write Operation

In write operation, the HSMCI Mode Register (HSMCI\_MR) is used to define the padding value when writing non-multiple block size. If the bit PADV is 0, then 0x00 value is used when padding data, otherwise 0xFF is used.

If set, the bit DMAEN in the HSMCI DMA Configuration Register (HSMCI\_DMA) enables DMA transfer.

The flowchart in [Figure 38-9](#) shows how to write a single block with or without use of DMA facilities. Polling or interrupt method can be used to wait for the end of write according to the contents of the HSMCI Interrupt Mask Register (HSMCI\_IMR).


**Figure 38-9. Write Functional Flow Diagram**



Notes: 1. It is assumed that this command has been correctly sent (see [Figure 38-7](#)).

The flowchart in [Figure 38-10](#) shows how to manage read multiple block and write multiple block transfers with the DMA Controller. Polling or interrupt method can be used to wait for the end of write according to the contents of the HSMCI\_IMR.

**Figure 38-10. Read and Write Multiple Block**



- Notes:
1. It is assumed that this command has been correctly sent (see [Figure 38-7](#)).
  2. Handle errors reported in HSMCI\_SR.

### 38.8.5 WRITE\_SINGLE\_BLOCK/WRITE\_MULTIPLE\_BLOCK Operation using DMA Controller

1. Wait until the current command execution has successfully terminated.
  - a. Check that CMDRDY and NOTBUSY fields are asserted in HSMCI\_SR
2. Program the block length in the card. This value defines the value *block\_length*.
3. Program the block length in the HSMCI Configuration Register with *block\_length* value.
4. Configure the fields of the HSMCI\_MR as follows:
  - a. Program FBYTE to one when the transfer is not multiple of 4, zero otherwise.
5. Issue a WRITE\_SINGLE\_BLOCK command writing HSMCI\_ARG then HSMCI\_CMDR.
6. Program the DMA Controller.
  - a. Read the Channel Status Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the DMAC\_CISx register.
  - c. Program the channel registers.
  - d. The DMAC\_CSx register for Channel x must be set to the location of the source data.
  - e. The DMAC\_CDx register for Channel x must be set with the starting address of the HSMCI\_FIFO address.
  - f. Configure the fields of DMAC\_CCx of Channel x as follows:
    - DWIDTH is set to WORD when the transfer is multiple of 4, otherwise it is set to BYTE
    - CSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE.
  - g. Configure the fields of DMAC\_CUBCx for Channel x as follows:
    - UBLEN is programmed with *block\_length/4* when the transfer length is multiple of 4, *block\_length* otherwise.
  - h. Enable Channel x, writing one to DMAC\_GE.EN[x]. The DMAC is ready and waiting for request.
7. Wait for XFRDONE in the HSMCI\_SR.

### 38.8.6 READ\_SINGLE\_BLOCK/READ\_MULTIPLE\_BLOCK Operation using DMA Controller

1. Wait until the current command execution has successfully completed.
  - a. Check that CMDRDY and NOTBUSY are asserted in HSMCI\_SR.
2. Program the block length in the card. This value defines the value *block\_length*.
3. Program the block length in the HSMCI Configuration Register with *block\_length* value.
4. Set RDPROOF bit in HSMCI\_MR to avoid overflow.
5. Configure the fields of the HSMCI\_MR as follows:
  - a. Program FBYTE to one when the transfer is not multiple of 4, zero otherwise.
6. Issue a READ\_SINGLE\_BLOCK/WRITE\_MULTIPLE\_BLOCK command.
7. Program the DMA controller.
  - a. Read the Channel Status Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMA transfer by reading the DMAC\_CISx register.
  - c. Program the channel registers.
  - d. The DMAC\_CSx register for Channel x must be set with the starting address of the HSMCI\_FIFO address.
  - e. The DMAC\_CDx register for Channel x must be word aligned.
  - f. Configure the fields of DMAC\_CCx for Channel x as follows:
    - DWIDTH is set to WORD when the length is a multiple of 4, otherwise it is set to BYTE.
    - CSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE.

- g. Configure the fields of the DMAC\_CUBCx register of Channel x as follows:
    - UBLEN is programmed with *block\_length/4* when the transfer length is multiple of 4, *block\_length* otherwise.
  - h. Enable Channel x, writing one to DMAC\_GE.EN[x]. The DMAC is ready and waiting for request.
8. Wait for XFRDONE in the HSMCI\_SR.

## 38.9 SD/SDIO Card Operation

The High Speed MultiMedia Card Interface allows processing of SD Memory (Secure Digital Memory Card) and SDIO (SD Input Output) Card commands.

SD/SDIO cards are based on the MultiMedia Card (MMC) format, but are physically slightly thicker and feature higher data transfer rates, a lock switch on the side to prevent accidental overwriting and security features. The physical form factor, pin assignment and data transfer protocol are forward-compatible with the High Speed MultiMedia Card with some additions. SD slots can actually be used for more than flash memory cards. Devices that support SDIO can use small devices designed for the SD form factor, such as GPS receivers, Wi-Fi or Bluetooth adapters, modems, barcode readers, IrDA adapters, FM radio tuners, RFID readers, digital cameras and more.

SD/SDIO is covered by numerous patents and trademarks, and licensing is only available through the Secure Digital Card Association.

The SD/SDIO Card communication is based on a 9-pin interface (Clock, Command, 4 x Data and 3 x Power lines). The communication protocol is defined as a part of this specification. The main difference between the SD/SDIO Card and the High Speed MultiMedia Card is the initialization process.

The SD/SDIO Card Register (HSMCI\_SDCR) allows selection of the Card Slot and the data bus width.

The SD/SDIO Card bus allows dynamic configuration of the number of data lines. After power up, by default, the SD/SDIO Card uses only DAT0 for data transfer. After initialization, the host can change the bus width (number of active data lines).

### 38.9.1 SDIO Data Transfer Type

SDIO cards may transfer data in either a multi-byte (1 to 512 bytes) or an optional block format (1 to 511 blocks), while the SD memory cards are fixed in the block transfer mode. The TRTYP field in the HSMCI Command Register (HSMCI\_CMDR) allows to choose between SDIO Byte or SDIO Block transfer.

The number of bytes/blocks to transfer is set through the BCNT field in the HSMCI Block Register (HSMCI\_BLKR). In SDIO Block mode, the field BLKLEN must be set to the data block size while this field is not used in SDIO Byte mode.

An SDIO Card can have multiple I/O or combined I/O and memory (called Combo Card). Within a multi-function SDIO or a Combo card, there are multiple devices (I/O and memory) that share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume (Refer to the SDIO Specification for more details). To send a suspend or a resume command, the host must set the SDIO Special Command field (IOSPCMD) in the HSMCI Command Register.

### 38.9.2 SDIO Interrupts

Each function within an SDIO or Combo card may implement interrupts (Refer to the SDIO Specification for more details). In order to allow the SDIO card to interrupt the host, an interrupt function is added to a pin on the DAT[1] line to signal the card's interrupt to the host. An SDIO interrupt on each slot can be enabled through the HSMCI Interrupt Enable Register. The SDIO interrupt is sampled regardless of the currently selected slot.

## 38.10 CE-ATA Operation

CE-ATA maps the streamlined ATA command set onto the MMC interface. The ATA task file is mapped onto MMC register space.

CE-ATA utilizes five MMC commands:

- GO\_IDLE\_STATE (CMD0): used for hard reset.
- STOP\_TRANSMISSION (CMD12): causes the ATA command currently executing to be aborted.
- FAST\_IO (CMD39): Used for single register access to the ATA taskfile registers, 8-bit access only.
- RW\_MULTIPLE\_REGISTERS (CMD60): used to issue an ATA command or to access the control/status registers.
- RW\_MULTIPLE\_BLOCK (CMD61): used to transfer data for an ATA command.

CE-ATA utilizes the same MMC command sequences for initialization as traditional MMC devices.

### 38.10.1 Executing an ATA Polling Command

1. Issue READ\_DMA\_EXT with RW\_MULTIPLE\_REGISTER (CMD60) for 8 KB of DATA.
2. Read the ATA status register until DRQ is set.
3. Issue RW\_MULTIPLE\_BLOCK (CMD61) to transfer DATA.
4. Read the ATA status register until DRQ && BSY are configured to 0.

### 38.10.2 Executing an ATA Interrupt Command

1. Issue READ\_DMA\_EXT with RW\_MULTIPLE\_REGISTER (CMD60) for 8 KB of DATA with nIEN field set to zero to enable the command completion signal in the device.
2. Issue RW\_MULTIPLE\_BLOCK (CMD61) to transfer DATA.
3. Wait for Completion Signal Received Interrupt.

### 38.10.3 Aborting an ATA Command

If the host needs to abort an ATA command prior to the completion signal it must send a special command to avoid potential collision on the command line. The SPCMD field of the HSMCI\_CMDR must be set to 3 to issue the CE-ATA completion Signal Disable Command.

### 38.10.4 CE-ATA Error Recovery

Several methods of ATA command failure may occur, including:

- No response to an MMC command, such as RW\_MULTIPLE\_REGISTER (CMD60).
- CRC is invalid for an MMC command or response.
- CRC16 is invalid for an MMC data packet.
- ATA Status register reflects an error by setting the ERR bit to one.
- The command completion signal does not arrive within a host specified time out period.

Error conditions are expected to happen infrequently. Thus, a robust error recovery mechanism may be used for each error event. The recommended error recovery procedure after a timeout is:

- Issue the command completion signal disable if nIEN was cleared to zero and the RW\_MULTIPLE\_BLOCK (CMD61) response has been received.
- Issue STOP\_TRANSMISSION (CMD12) and successfully receive the R1 response.
- Issue a software reset to the CE-ATA device using FAST\_IO (CMD39).

If STOP\_TRANSMISSION (CMD12) is successful, then the device is again ready for ATA commands. However, if the error recovery procedure does not work as expected or there is another timeout, the next step is to issue

GO\_IDLE\_STATE (CMD0) to the device. GO\_IDLE\_STATE (CMD0) is a hard reset to the device and completely resets all device states.

Note that after issuing GO\_IDLE\_STATE (CMD0), all device initialization needs to be completed again. If the CE-ATA device completes all MMC commands correctly but fails the ATA command with the ERR bit set in the ATA Status register, no error recovery action is required. The ATA command itself failed implying that the device could not complete the action requested, however, there was no communication or protocol failure. After the device signals an error by setting the ERR bit to one in the ATA Status register, the host may attempt to retry the command.

## 38.11 HSMCI Boot Operation Mode

In boot operation mode, the processor can read boot data from the slave (MMC device) by keeping the CMD line low after power-on before issuing CMD1. The data can be read from either the boot area or user area, depending on register setting.

### 38.11.1 Boot Procedure, Processor Mode

1. Configure the HSMCI data bus width programming SDCBUS Field in the HSMCI\_SDCR. The BOOT\_BUS\_WIDTH field located in the device Extended CSD register must be set accordingly.
2. Set the byte count to 512 bytes and the block count to the desired number of blocks, writing BLKLEN and BCNT fields of the HSMCI\_BLKCR.
3. Issue the Boot Operation Request command by writing to the HSMCI\_CMDR with SPCMD field set to BOOTREQ, TRDIR set to READ and TRCMD set to “start data transfer”.
4. The BOOT\_ACK field located in the HSMCI\_CMDR must be set to one, if the BOOT\_ACK field of the MMC device located in the Extended CSD register is set to one.
5. Host processor can copy boot data sequentially as soon as the RXRDY flag is asserted.
6. When Data transfer is completed, host processor shall terminate the boot stream by writing the HSMCI\_CMDR with SPCMD field set to BOOTEND.

### 38.11.2 Boot Procedure DMA Mode

1. Configure the HSMCI data bus width by programming SDCBUS Field in the HSMCI\_SDCR. The BOOT\_BUS\_WIDTH field in the device Extended CSD register must be set accordingly.
2. Set the byte count to 512 bytes and the block count to the desired number of blocks by writing BLKLEN and BCNT fields of the HSMCI\_BLKCR.
3. Enable DMA transfer in the HSMCI\_DMA register.
4. Configure DMA controller, program the total amount of data to be transferred and enable the relevant channel.
5. Issue the Boot Operation Request command by writing to the HSMCI\_CMDR with SPCMD set to BOOTREQ, TRDIR set to READ and TRCMD set to “start data transfer”.
6. DMA controller copies the boot partition to the memory.
7. When DMA transfer is completed, host processor shall terminate the boot stream by writing the HSMCI\_CMDR with SPCMD field set to BOOTEND.

## 38.12 HSMCI Transfer Done Timings


### 38.12.1 Definition

The XFRDONE flag in the HSMCI\_SR indicates exactly when the read or write sequence is finished.

### 38.12.2 Read Access

During a read access, the XFRDONE flag behaves as shown in Figure 38-11.


Figure 38-11. XFRDONE During a Read Access



### 38.12.3 Write Access

During a write access, the XFRDONE flag behaves as shown in Figure 38-12.

Figure 38-12. XFRDONE During a Write Access





### 38.13 Register Write Protection

To prevent any single software error from corrupting HSMCI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [HSMCI Write Protection Mode Register](#) (HSMCI\_WPMR).

If a write access to a write-protected register is detected, the WPVS bit in the [HSMCI Write Protection Status Register](#) (HSMCI\_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the HSMCI\_WPSR.

The following registers can be protected:

- [HSMCI Mode Register](#)
- [HSMCI Data Timeout Register](#)
- [HSMCI SDCard/SDIO Register](#)
- [HSMCI Completion Signal Timeout Register](#)
- [HSMCI DMA Configuration Register](#)
- [HSMCI Configuration Register](#)

## 38.14 High Speed MultiMedia Card Interface (HSMCI) User Interface

**Table 38-8. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	HSMCI_CR	Write-only	–
0x04	Mode Register	HSMCI_MR	Read/Write	0x0
0x08	Data Timeout Register	HSMCI_DTOR	Read/Write	0x0
0x0C	SD/SDIO Card Register	HSMCI_SDCR	Read/Write	0x0
0x10	Argument Register	HSMCI_ARGR	Read/Write	0x0
0x14	Command Register	HSMCI_CMDR	Write-only	–
0x18	Block Register	HSMCI_BLKR	Read/Write	0x0
0x1C	Completion Signal Timeout Register	HSMCI_CSTOR	Read/Write	0x0
0x20	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read-only	0x0
0x24	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read-only	0x0
0x28	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read-only	0x0
0x2C	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read-only	0x0
0x30	Receive Data Register	HSMCI_RDR	Read-only	0x0
0x34	Transmit Data Register	HSMCI_TDR	Write-only	–
0x38–0x3C	Reserved	–	–	–
0x40	Status Register	HSMCI_SR	Read-only	0xC0E5
0x44	Interrupt Enable Register	HSMCI_IER	Write-only	–
0x48	Interrupt Disable Register	HSMCI_IDR	Write-only	–
0x4C	Interrupt Mask Register	HSMCI_IMR	Read-only	0x0
0x50	DMA Configuration Register	HSMCI_DMA	Read/Write	0x00
0x54	Configuration Register	HSMCI_CFG	Read/Write	0x00
0x58–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	HSMCI_WPMR	Read/Write	–
0xE8	Write Protection Status Register	HSMCI_WPSR	Read-only	–
0xEC–0xFC	Reserved	–	–	–
0x100–0x1FC	Reserved	–	–	–
0x200	FIFO Memory Aperture0	HSMCI_FIFO0	Read/Write	0x0
...	...	...	...	...
0x5FC	FIFO Memory Aperture255	HSMCI_FIFO255	Read/Write	0x0

Notes: 1. The Response Register can be read by N accesses at the same HSMCI\_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.

### 38.14.1 HSMCI Control Register

**Name:** HSMCI\_CR

**Address:** 0x40000000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SWRST	–	–	–	PWSDIS	PWSEN	MCIDIS	MCIEN

- **MCIEN: Multi-Media Interface Enable**

0: No effect.

1: Enables the Multi-Media Interface if MCDIS is 0.

- **MCIDIS: Multi-Media Interface Disable**

0: No effect.

1: Disables the Multi-Media Interface.

- **PWSEN: Power Save Mode Enable**

0: No effect.

1: Enables the Power Saving Mode if PWSDIS is 0.

**Warning:** Before enabling this mode, the user must set a value different from 0 in the PWSDIV field of the HSMCI\_MR.

- **PWSDIS: Power Save Mode Disable**

0: No effect.

1: Disables the Power Saving Mode.

- **SWRST: Software Reset**

0: No effect.

1: Resets the HSMCI. A software triggered hardware reset of the HSMCI is performed.

## 38.14.2 HSMCI Mode Register

**Name:** HSMCI\_MR

**Address:** 0x40000004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	CLKODD
15	14	13	12	11	10	9	8
–	PADV	FBYTE	WRPROOF	RDPROOF	PWSDIV		
7	6	5	4	3	2	1	0
CLKDIV							

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

- **CLKDIV: Clock Divider**

High Speed MultiMedia Card Interface clock (MCCK or HSMCI\_CK) is Master Clock (MCK) divided by  $\{CLKDIV, CLKODD\} + 2$ .

- **PWSDIV: Power Saving Divider**

High Speed MultiMedia Card Interface clock is divided by  $2^{PWSDIV} + 1$  when entering Power Saving Mode.

**Warning:** This value must be different from 0 before enabling the Power Save Mode in the HSMCI\_CR (HSMCI\_PWSEN bit).

- **RDPROOF: Read Proof Enable**

Enabling Read Proof allows to stop the HSMCI Clock during read access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

0: Disables Read Proof.

1: Enables Read Proof.

- **WRPROOF: Write Proof Enable**

Enabling Write Proof allows to stop the HSMCI Clock during write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

0: Disables Write Proof.

1: Enables Write Proof.

- **FBYTE: Force Byte Transfer**

Enabling Force Byte Transfer allow byte transfers, so that transfer of blocks with a size different from modulo 4 can be supported.

**Warning:** BLKLEN value depends on FBYTE.

0: Disables Force Byte Transfer.

1: Enables Force Byte Transfer.

- **PADV: Padding Value**

0: 0x00 value is used when padding data in write transfer.

1: 0xFF value is used when padding data in write transfer.

PADV may be only in manual transfer.

- **CLKODD: Clock divider is odd**

This bit is the least significant bit of the clock divider and indicates the clock divider parity.

### 38.14.3 HSMCI Data Timeout Register

**Name:** HSMCI\_DTOR

**Address:** 0x40000008

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	DTOMUL			DTOCYC			

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

- **DTOCYC: Data Timeout Cycle Number**

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. It equals (DTCYC x Multiplier).

- **DTOMUL: Data Timeout Multiplier**

Value	Name	Description
0	1	DTCYC
1	16	DTCYC x 16
2	128	DTCYC x 128
3	256	DTCYC x 256
4	1024	DTCYC x 1024
5	4096	DTCYC x 4096
6	65536	DTCYC x 65536
7	1048576	DTCYC x 1048576

If the data time-out set by DTCYC and DTOMUL has been exceeded, the Data Time-out Error flag (DTCYC) in the HSMCI Status Register (HSMCI\_SR) rises.

### 38.14.4 HSMCI SDCard/SDIO Register

**Name:** HSMCI\_SDCR

**Address:** 0x4000000C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SDCBUS		–	–	–	–	SDCSEL	

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

#### • SDCSEL: SDCard/SDIO Slot

Value	Name	Description
0	SLOTA	Slot A is selected.
1	SLOTB	Reserved
2	SLOTC	Reserved
3	SLOTD	Reserved

#### • SDCBUS: SDCard/SDIO Bus Width

Value	Name	Description
0	1	1 bit
1	–	Reserved
2	4	4 bits
3	8	8 bits

### 38.14.5 HSMCI Argument Register

**Name:** HSMCI\_ARGR

**Address:** 0x40000010

**Access:** Read/Write

31	30	29	28	27	26	25	24
ARG							
23	22	21	20	19	18	17	16
ARG							
15	14	13	12	11	10	9	8
ARG							
7	6	5	4	3	2	1	0
ARG							

- **ARG: Command Argument**



### 38.14.6 HSMCI Command Register

**Name:** HSMCI\_CMDR

**Address:** 0x40000014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	BOOT_ACK	ATACS	IOSPCMD	
23	22	21	20	19	18	17	16
–	–	TRTYP			TRDIR	TRCMD	
15	14	13	12	11	10	9	8
–	–	–	MAXLAT	OPDCMD	SPCMD		
7	6	5	4	3	2	1	0
RSPTYP			CMDNB				

This register is write-protected while CMDRDY is 0 in HSMCI\_SR. If an Interrupt command is sent, this register is only writable by an interrupt response (field SPCMD). This means that the current command execution cannot be interrupted or modified.

- **CMDNB: Command Number**

This is the command index.

- **RSPTYP: Response Type**

Value	Name	Description
0	NORESP	No response
1	48_BIT	48-bit response
2	136_BIT	136-bit response
3	R1B	R1b response type

- **SPCMD: Special Command**

Value	Name	Description
0	STD	Not a special CMD.
1	INIT	Initialization CMD: 74 clock cycles for initialization sequence.
2	SYNC	Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command.
3	CE_ATA	CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line.
4	IT_CMD	Interrupt command: Corresponds to the Interrupt Mode (CMD40).
5	IT_RESP	Interrupt response: Corresponds to the Interrupt Mode (CMD40).
6	BOR	Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly.
7	EBO	End Boot Operation. This command allows the host processor to terminate the boot operation mode.

- **OPDCMD: Open Drain Command**

0 (PUSHPULL): Push pull command.

1 (OPENDRAIN): Open drain command.

- **MAXLAT: Max Latency for Command to Response**

0 (5): 5-cycle max latency.

1 (64): 64-cycle max latency.

- **TRCMD: Transfer Command**

Value	Name	Description
0	NO_DATA	No data transfer
1	START_DATA	Start data transfer
2	STOP_DATA	Stop data transfer
3	–	Reserved

- **TRDIR: Transfer Direction**

0 (WRITE): Write.

1 (READ): Read.

- **TRTYP: Transfer Type**

Value	Name	Description
0	SINGLE	MMC/SD Card Single Block
1	MULTIPLE	MMC/SD Card Multiple Block
2	STREAM	MMC Stream
4	BYTE	SDIO Byte
5	BLOCK	SDIO Block

- **IOSPCMD: SDIO Special Command**

Value	Name	Description
0	STD	Not an SDIO Special Command
1	SUSPEND	SDIO Suspend Command
2	RESUME	SDIO Resume Command

- **ATACS: ATA with Command Completion Signal**

0 (NORMAL): Normal operation mode.

1 (COMPLETION): This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI\_CSTOR).

- **BOOT\_ACK: Boot Operation Acknowledge**

The master can choose to receive the boot acknowledge from the slave when a Boot Request command is issued. When set to one this field indicates that a Boot acknowledge is expected within a programmable amount of time defined with DTOMUL and DTOCYC fields located in the HSMCI\_DTOR. If the acknowledge pattern is not received then an acknowledge timeout error is raised. If the acknowledge pattern is corrupted then an acknowledge pattern error is set.

### 38.14.7 HSMCI Block Register

**Name:** HSMCI\_BLKR

**Address:** 0x40000018

**Access:** Read/Write

31	30	29	28	27	26	25	24
BLKLEN							
23	22	21	20	19	18	17	16
BLKLEN							
15	14	13	12	11	10	9	8
BCNT							
7	6	5	4	3	2	1	0
BCNT							

- **BCNT: MMC/SDIO Block Count - SDIO Byte Count**

This field determines the number of data byte(s) or block(s) to transfer.

The transfer data type and the authorized values for BCNT field are determined by the TRTYP field in the HSMCI Command Register (HSMCI\_CMDR).

When TRTYP = 1 (MMC/SDCARD Multiple Block), BCNT can be programmed from 1 to 65535, 0 corresponds to an infinite block transfer.

When TRTYP = 4 (SDIO Byte), BCNT can be programmed from 1 to 511, 0 corresponds to 512-byte transfer. Values in range 512 to 65536 are forbidden.

When TRTYP = 5 (SDIO Block), BCNT can be programmed from 1 to 511, 0 corresponds to an infinite block transfer. Values in range 512 to 65536 are forbidden.

**Warning:** In SDIO Byte and Block modes (TRTYP = 4 or 5), writing the 7 last bits of BCNT field with a value which differs from 0 is forbidden and may lead to unpredictable results.

- **BLKLEN: Data Block Length**

This field determines the size of the data block.

Bits 16 and 17 must be configured to 0 if FBYTE is disabled.

Note: In SDIO Byte mode, BLKLEN field is not used.

### 38.14.8 HSMCI Completion Signal Timeout Register

**Name:** HSMCI\_CSTOR

**Address:** 0x4000001C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	CSTOMUL			CSTOCYC			

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

- **CSTOCYC: Completion Signal Timeout Cycle Number**

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

- **CSTOMUL: Completion Signal Timeout Multiplier**

This field determines the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between the end of the data transfer and the assertion of the completion signal. The data transfer comprises data phase and the optional busy phase. If a non-DATA ATA command is issued, the HSMCI starts waiting immediately after the end of the response until the completion signal.

Multiplier is defined by CSTOMUL as shown in the following table:

Value	Name	Description
0	1	CSTOCYC x 1
1	16	CSTOCYC x 16
2	128	CSTOCYC x 128
3	256	CSTOCYC x 256
4	1024	CSTOCYC x 1024
5	4096	CSTOCYC x 4096
6	65536	CSTOCYC x 65536
7	1048576	CSTOCYC x 1048576

If the data time-out set by CSTOCYC and CSTOMUL has been exceeded, the Completion Signal Time-out Error flag (CSTOE) in the HSMCI Status Register (HSMCI\_SR) rises.

### 38.14.9 HSMCI Response Register

Name: HSMCI\_RSPR

Address: 0x40000020

Access: Read-only

31	30	29	28	27	26	25	24
RSP							
23	22	21	20	19	18	17	16
RSP							
15	14	13	12	11	10	9	8
RSP							
7	6	5	4	3	2	1	0
RSP							

- **RSP: Response**

Note: 1. The response register can be read by N accesses at the same HSMCI\_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.

### 38.14.10 HSMCI Receive Data Register

**Name:** HSMCI\_RDR

**Address:** 0x40000030

**Access:** Read-only

31	30	29	28	27	26	25	24
DATA							
23	22	21	20	19	18	17	16
DATA							
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

- **DATA:** Data to Read

### 38.14.11 HSMCI Transmit Data Register

**Name:** HSMCI\_TDR

**Address:** 0x40000034

**Access:** Write-only

31	30	29	28	27	26	25	24
DATA							
23	22	21	20	19	18	17	16
DATA							
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

- **DATA:** Data to Write

### 38.14.12 HSMCI Status Register

**Name:** HSMCI\_SR

**Address:** 0x40000040

**Access:** Read-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	–	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
–	–	CSRCV	SDIOWAIT	–	–	–	SDIOIRQA
7	6	5	4	3	2	1	0
–	–	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

- **CMDRDY: Command Ready (cleared by writing in HSMCI\_CMDR)**

0: A command is in progress.

1: The last command has been sent.

- **RXRDY: Receiver Ready (cleared by reading HSMCI\_RDR)**

0: Data has not yet been received since the last read of HSMCI\_RDR.

1: Data has been received since the last read of HSMCI\_RDR.

- **TXRDY: Transmit Ready (cleared by writing in HSMCI\_TDR)**

0: The last data written in HSMCI\_TDR has not yet been transferred in the Shift Register.

1: The last data written in HSMCI\_TDR has been transferred in the Shift Register.

- **BLKE: Data Block Ended (cleared on read)**

This flag must be used only for Write Operations.

0: A data block transfer is not yet finished.

1: A data block transfer has ended, including the CRC16 Status transmission. The flag is set for each transmitted CRC Status.

Refer to the MMC or SD Specification for more details concerning the CRC Status.

- **DTIP: Data Transfer in Progress (cleared at the end of CRC16 calculation)**

0: No data transfer in progress.

1: The current data transfer is still in progress, including CRC16 calculation.

- **NOTBUSY: HSMCI Not Busy**

A block write operation uses a simple busy signalling of the write operation duration on the data (DAT0) line: during a data transfer block, if the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line (DAT0) to LOW. The card stops pulling down the data line as soon as at least one receive buffer for the defined data transfer block length becomes free.

Refer to the MMC or SD Specification for more details concerning the busy behavior.



For all the read operations, the NOTBUSY flag is cleared at the end of the host command.

For the Infinite Read Multiple Blocks, the NOTBUSY flag is set at the end of the STOP\_TRANSMISSION host command (CMD12).

For the Single Block Reads, the NOTBUSY flag is set at the end of the data read block.

For the Multiple Block Reads with predefined block count, the NOTBUSY flag is set at the end of the last received data block.

The NOTBUSY flag allows to deal with these different states.

0: The HSMCI is not ready for new data transfer. Cleared at the end of the card response.

1: The HSMCI is ready for new data transfer. Set when the busy state on the data line has ended. This corresponds to a free internal data receive buffer of the card.

- **SDIOIRQA: SDIO Interrupt for Slot A (cleared on read)**

0: No interrupt detected on SDIO Slot A.

1: An SDIO Interrupt on Slot A occurred.

- **SDIOWAIT: SDIO Read Wait Operation Status**

0: Normal Bus operation.

1: The data bus has entered IO wait state.

- **CSRCV: CE-ATA Completion Signal Received (cleared on read)**

0: No completion signal received since last status read operation.

1: The device has issued a command completion signal on the command line.

- **RINDE: Response Index Error (cleared by writing in HSMCI\_CMDR)**

0: No error.

1: A mismatch is detected between the command index sent and the response index received.

- **RDIRE: Response Direction Error (cleared by writing in HSMCI\_CMDR)**

0: No error.

1: The direction bit from card to host in the response has not been detected.

- **RCRCE: Response CRC Error (cleared by writing in HSMCI\_CMDR)**

0: No error.

1: A CRC7 error has been detected in the response.

- **RENDE: Response End Bit Error (cleared by writing in HSMCI\_CMDR)**

0: No error.

1: The end bit of the response has not been detected.

- **RTOE: Response Time-out Error (cleared by writing in HSMCI\_CMDR)**

0: No error.

1: The response time-out set by MAXLAT in the HSMCI\_CMDR has been exceeded.

- **DCRCE: Data CRC Error (cleared on read)**

0: No error.

1: A CRC16 error has been detected in the last data block.

- **DTOE: Data Time-out Error (cleared on read)**

0: No error.

1: The data time-out set by DTOCYC and DTOMUL in HSMCI\_DTOR has been exceeded.

- **CSTOE: Completion Signal Time-out Error (cleared on read)**

0: No error.

1: The completion signal time-out set by CSTOCYC and CSTOMUL in HSMCI\_CSTOR has been exceeded.

- **BLKOVRE: DMA Block Overrun Error (cleared on read)**

0: No error.

1: A new block of data is received and the DMA controller has not started to move the current pending block, a block overrun is raised.

- **FIFOEMPTY: FIFO empty flag**

0: FIFO contains at least one byte.

1: FIFO is empty.

- **XFRDONE: Transfer Done flag**

0: A transfer is in progress.

1: Command Register is ready to operate and the data bus is in the idle state.

- **ACKRCV: Boot Operation Acknowledge Received (cleared on read)**

0: No Boot acknowledge received since the last read of the HSMCI\_SR.

1: A Boot acknowledge signal has been received since the last read of HSMCI\_SR.

- **ACKRCVE: Boot Operation Acknowledge Error (cleared on read)**

0: No boot operation error since the last read of HSMCI\_SR

1: Corrupted Boot Acknowledge signal received since the last read of HSMCI\_SR.

- **OVRE: Overrun (if FERRCTRL = 1, cleared by writing in HSMCI\_CMDR or cleared on read if FERRCTRL = 0)**

0: No error.

1: At least one 8-bit received data has been lost (not read).

If FERRCTRL = 1 in HSMCI\_CFG, OVRE is cleared on read.

If FERRCTRL = 0 in HSMCI\_CFG, OVRE is cleared by writing HSMCI\_CMDR.

- **UNRE: Underrun (if FERRCTRL = 1, cleared by writing in HSMCI\_CMDR or cleared on read if FERRCTRL = 0)**

0: No error.

1: At least one 8-bit data has been sent without valid information (not written).

If FERRCTRL = 1 in HSMCI\_CFG, OVRE is cleared on read.

If FERRCTRL = 0 in HSMCI\_CFG, OVRE is cleared by writing HSMCI\_CMDR.

### 38.14.13 HSMCI Interrupt Enable Register

**Name:** HSMCI\_IER

**Address:** 0x40000044

**Access:** Write-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	–	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
–	–	CSRCV	SDIOWAIT	–	–	–	SDIOIRQA
7	6	5	4	3	2	1	0
–	–	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **CMDRDY: Command Ready Interrupt Enable**
- **RXRDY: Receiver Ready Interrupt Enable**
- **TXRDY: Transmit Ready Interrupt Enable**
- **BLKE: Data Block Ended Interrupt Enable**
- **DTIP: Data Transfer in Progress Interrupt Enable**
- **NOTBUSY: Data Not Busy Interrupt Enable**
- **SDIOIRQA: SDIO Interrupt for Slot A Interrupt Enable**
- **SDIOWAIT: SDIO Read Wait Operation Status Interrupt Enable**
- **CSRCV: Completion Signal Received Interrupt Enable**
- **RINDE: Response Index Error Interrupt Enable**
- **RDIRE: Response Direction Error Interrupt Enable**
- **RCRCE: Response CRC Error Interrupt Enable**
- **RENDE: Response End Bit Error Interrupt Enable**
- **RTOE: Response Time-out Error Interrupt Enable**
- **DCRCE: Data CRC Error Interrupt Enable**
- **DTOE: Data Time-out Error Interrupt Enable**
- **CSTOE: Completion Signal Timeout Error Interrupt Enable**

- **BLKOVRE: DMA Block Overrun Error Interrupt Enable**
- **FIFOEMPTY: FIFO empty Interrupt enable**
- **XFRDONE: Transfer Done Interrupt enable**
- **ACKRCV: Boot Acknowledge Interrupt Enable**
- **ACKRCVE: Boot Acknowledge Error Interrupt Enable**
- **OVRE: Overrun Interrupt Enable**
- **UNRE: Underrun Interrupt Enable**

### 38.14.14 HSMCI Interrupt Disable Register

**Name:** HSMCI\_IDR

**Address:** 0x40000048

**Access:** Write-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	–	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
–	–	CSRCV	SDIOWAIT	–	–	–	SDIOIRQA
7	6	5	4	3	2	1	0
–	–	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **CMDRDY: Command Ready Interrupt Disable**
- **RXRDY: Receiver Ready Interrupt Disable**
- **TXRDY: Transmit Ready Interrupt Disable**
- **BLKE: Data Block Ended Interrupt Disable**
- **DTIP: Data Transfer in Progress Interrupt Disable**
- **NOTBUSY: Data Not Busy Interrupt Disable**
- **SDIOIRQA: SDIO Interrupt for Slot A Interrupt Disable**
- **SDIOWAIT: SDIO Read Wait Operation Status Interrupt Disable**
- **CSRCV: Completion Signal received interrupt Disable**
- **RINDE: Response Index Error Interrupt Disable**
- **RDIRE: Response Direction Error Interrupt Disable**
- **RCRCE: Response CRC Error Interrupt Disable**
- **RENDE: Response End Bit Error Interrupt Disable**
- **RTOE: Response Time-out Error Interrupt Disable**
- **DCRCE: Data CRC Error Interrupt Disable**
- **DTOE: Data Time-out Error Interrupt Disable**
- **CSTOE: Completion Signal Time out Error Interrupt Disable**

- **BLKOVRE: DMA Block Overrun Error Interrupt Disable**
- **FIFOEMPTY: FIFO empty Interrupt Disable**
- **XFRDONE: Transfer Done Interrupt Disable**
- **ACKRCV: Boot Acknowledge Interrupt Disable**
- **ACKRCVE: Boot Acknowledge Error Interrupt Disable**
- **OVRE: Overrun Interrupt Disable**
- **UNRE: Underrun Interrupt Disable**

### 38.14.15 HSMCI Interrupt Mask Register

**Name:** HSMCI\_IMR

**Address:** 0x4000004C

**Access:** Read-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	–	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
–	–	CSRCV	SDIOWAIT	–	–	–	SDIOIRQA
7	6	5	4	3	2	1	0
–	–	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **CMDRDY: Command Ready Interrupt Mask**
- **RXRDY: Receiver Ready Interrupt Mask**
- **TXRDY: Transmit Ready Interrupt Mask**
- **BLKE: Data Block Ended Interrupt Mask**
- **DTIP: Data Transfer in Progress Interrupt Mask**
- **NOTBUSY: Data Not Busy Interrupt Mask**
- **SDIOIRQA: SDIO Interrupt for Slot A Interrupt Mask**
- **SDIOWAIT: SDIO Read Wait Operation Status Interrupt Mask**
- **CSRCV: Completion Signal Received Interrupt Mask**
- **RINDE: Response Index Error Interrupt Mask**
- **RDIRE: Response Direction Error Interrupt Mask**
- **RCRCE: Response CRC Error Interrupt Mask**
- **RENDE: Response End Bit Error Interrupt Mask**
- **RTOE: Response Time-out Error Interrupt Mask**
- **DCRCE: Data CRC Error Interrupt Mask**
- **DTOE: Data Time-out Error Interrupt Mask**
- **CSTOE: Completion Signal Time-out Error Interrupt Mask**

- **BLKOVRE: DMA Block Overrun Error Interrupt Mask**
- **FIFOEMPTY: FIFO Empty Interrupt Mask**
- **XFRDONE: Transfer Done Interrupt Mask**
- **ACKRCV: Boot Operation Acknowledge Received Interrupt Mask**
- **ACKRCVE: Boot Operation Acknowledge Error Interrupt Mask**
- **OVRE: Overrun Interrupt Mask**
- **UNRE: Underrun Interrupt Mask**



### 38.14.16 HSMCI DMA Configuration Register

**Name:** HSMCI\_DMA

**Address:** 0x40000050

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	DMAEN
7	6	5	4	3	2	1	0
–	CHKSIZE			–	–	–	

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

- **CHKSIZE: DMA Channel Read and Write Chunk Size**

The CHKSIZE field indicates the number of data available when the DMA chunk transfer request is asserted.

Value	Name	Description
0	1	1 data available
1	2	2 data available
2	4	4 data available
3	8	8 data available
4	16	16 data available

- **DMAEN: DMA Hardware Handshaking Enable**

0: DMA interface is disabled.

1: DMA Interface is enabled.

Note: To avoid unpredictable behavior, DMA hardware handshaking must be disabled when CPU transfers are performed.

### 38.14.17 HSMCI Configuration Register

**Name:** HSMCI\_CFG

**Address:** 0x40000054

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	LSYNC	–	–	–	HSMODE
7	6	5	4	3	2	1	0
–	–	–	FERRCTRL	–	–	–	FIFOMODE

This register can only be written if the WPEN bit is cleared in the [HSMCI Write Protection Mode Register](#).

- **FIFOMODE: HSMCI Internal FIFO control mode**

0: A write transfer starts when a sufficient amount of data is written into the FIFO.

When the block length is greater than or equal to 3/4 of the HSMCI internal FIFO size, then the write transfer starts as soon as half the FIFO is filled. When the block length is greater than or equal to half the internal FIFO size, then the write transfer starts as soon as one quarter of the FIFO is filled. In other cases, the transfer starts as soon as the total amount of data is written in the internal FIFO.

1: A write transfer starts as soon as one data is written into the FIFO.

- **FERRCTRL: Flow Error flag reset control mode**

0: When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag.

1: When an underflow/overflow condition flag is set, a read status resets the flag.

- **HSMODE: High Speed Mode**

0: Default bus timing mode.

1: If set to one, the host controller outputs command line and data lines on the rising edge of the card clock. The Host driver shall check the high speed support in the card registers.

- **LSYNC: Synchronize on the last block**

0: The pending command is sent at the end of the current data block.

1: The pending command is sent at the end of the block transfer when the transfer length is not infinite (block count shall be different from zero).

### 38.14.18 HSMCI Write Protection Mode Register

**Name:** HSMCI\_WPMR

**Address:** 0x400000E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPEN

- **WPEN: Write Protect Enable**

0: Disables the Write Protection if WPKEY corresponds to 0x4D4349 (“MCI” in ASCII).

1: Enables the Write Protection if WPKEY corresponds to 0x4D4349 (“MCI” in ASCII).

See [Section 38.13 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protect Key**

Value	Name	Description
0x4D4349	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 38.14.19 HSMCI Write Protection Status Register

**Name:** HSMCI\_WPSR

**Address:** 0x400000E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the HSMCI\_WPSR.

1: A write protection violation has occurred since the last read of the HSMCI\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**


When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

### 38.14.20 HSMCI FIFOx Memory Aperture

**Name:** HSMCI\_FIFOx [x=0..255]

**Address:** 0x40000200

**Access:** Read/Write



- **DATA:** Data to Read or Data to Write

## 39. Quad SPI Interface (QSPI)

### 39.1 Description

The Quad SPI Interface (QSPI) is a synchronous serial data link that provides communication with external devices in Master mode.

The QSPI can be used in SPI mode to interface to serial peripherals (such as ADCs, DACs, LCD controllers, CAN controllers and sensors), or in Serial Memory mode to interface to serial Flash memories.

The QSPI allows the system to execute code directly from a serial Flash memory (XIP) without code shadowing to RAM. The serial Flash memory mapping is seen in the system as other memories (ROM, SRAM, DRAM, embedded Flash memory, etc.).


With the support of the Quad SPI protocol, the QSPI allows the system to use high-performance serial Flash memories which are small and inexpensive, in place of larger and more expensive parallel Flash memories.

### 39.2 Embedded Characteristics

- Master SPI Interface
  - Programmable Clock Phase and Clock Polarity
  - Programmable Transfer Delays Between Consecutive Transfers, Between Clock and Data, Between Deactivation and Activation of Chip Select
- SPI Mode
  - Interface to Serial Peripherals such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
  - 8-bit/16-bit/32-bit Programmable Data Length
- Serial Memory Mode
  - Interface to Serial Flash Memories Operating in Single-bit SPI, Dual SPI and Quad SPI
  - Supports “Execute In Place” (XIP)— Code Execution by the System Directly from a Serial Flash Memory
  - Flexible Instruction Register for Compatibility with All Serial Flash Memories
  - 32-bit Address Mode (default is 24-bit address) to Support Serial Flash Memories Larger than 128 Mbit
  - Continuous Read Mode
  - Scrambling/Unscrambling “On-The-Fly”
- Connection to DMA Channel Capabilities Optimizes Data Transfers
  - One channel for the Receiver, One Channel for the Transmitter
- Register Write Protection

## 39.3 Block Diagram

Figure 39-1. Block Diagram



## 39.4 Signal Description

Table 39-1. Signal Description

Pin Name	Pin Description	Type
QSCK	Serial Clock	Output
MOSI (QIO0) <sup>(1) (2)</sup>	Data Output (Data Input Output 0)	Output (Input/Output)
MISO (QIO1) <sup>(1) (2)</sup>	Data Input (Data Input Output 1)	Input (Input/Output)
QIO2 <sup>(3)</sup>	Data Input Output 2	Input/Output
QIO3 <sup>(3)</sup>	Data Input Output 3	Input/Output
QCS	Peripheral Chip Select	Output

- Notes:
1. MOSI and MISO are used for single-bit SPI operation.
  2. QIO0–QIO1 are used for Dual SPI operation.
  3. QIO0–QIO3 are used for Quad SPI operation.

## 39.5 Product Dependencies

### 39.5.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the QSPI pins to their peripheral functions.

**Table 39-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
QSPI	QCS	PA11	A
QSPI	QIO0	PA13	A
QSPI	QIO1	PA12	A
QSPI	QIO2	PA17	A
QSPI	QIO3	PD31	A
QSPI	QSCK	PA14	A

### 39.5.2 Power Management

The QSPI may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the QSPI clock.

### 39.5.3 Interrupt Sources

The QSPI has an interrupt line connected to the Interrupt Controller. Handling the QSPI interrupt requires programming the interrupt controller before configuring the QSPI.

**Table 39-3. Peripheral IDs**

Instance	ID
QSPI	43

### 39.5.4 Direct Memory Access Controller (DMA)

The QSPI can be used in conjunction with the Direct Memory Access Controller (DMA) in order to reduce processor overhead. For a full description of the DMA, refer to [Section 34. "DMA Controller \(XDMAC\)"](#).

Note: DMA write accesses must be 32-bit aligned. If a single byte is to be written in a 32-bit word, the rest of the word must be filled with ones.



## 39.6 Functional Description

### 39.6.1 Serial Clock Baudrate

The QSPI baud rate clock is generated by dividing the peripheral clock by a value between 1 and 255.

This allows a maximum operating baud rate at up to peripheral clock and a minimum operating baud rate of peripheral clock divided by 255.

Programming the SCBR field at 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR = 0 and the user has to program a valid value before performing the first transfer.

### 39.6.2 Serial Clock Phase and Polarity

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the QSPI Serial Clock register (QSPI\_SCR). The CPHA bit in the QSPI\_SCR programs the clock phase. These two parameters determine the edges of the clock signal on which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, the interfaced slave must use the same parameter values to communicate.


Table 39-4 shows the four modes and corresponding parameter settings.

Table 39-4. QSPI Bus Clock Modes

QSPI Clock Mode	QSPI_SCR.CPOL	QSPI_SCR.CPHA	Shift QSCK Edge	Capture QSCK Edge	QSCK Inactive Level
0	0	0	Falling	Rising	Low
1	0	1	Rising	Falling	Low
2	1	0	Rising	Falling	High
3	1	1	Falling	Rising	High


Figure 39-2 and Figure 39-3 show examples of data transfers.

**Figure 39-2. QSPI Transfer Format (QSPI\_SCR.CPHA = 0, 8 bits per transfer)**



\* Not defined, but normally MSB of previous character received.

**Figure 39-3. QSPI Transfer Format (QSPI\_SCR.CPHA = 1, 8 bits per transfer)**



\* Not defined but normally LSB of previous character transmitted.


### 39.6.3 Transfer Delays

Figure 39-4 shows several consecutive transfers while the chip select is active. Three delays can be programmed to modify the transfer waveforms:

- The delay between the deactivation and the activation of QCS, programmed by writing the field DLYCS. Allows to adjust the minimum time of QCS at high level.
- The delay before QSCK, programmed by writing the field DLYBS. Allows the start of QSCK to be delayed after the chip select has been asserted.
- The delay between consecutive transfers, programmed by writing the DLYBCT field. Allows insertion of a delay between two consecutive transfers. In Serial Memory mode, this delay is not programmable and DLYBCT is ignored. In that mode, DLYBCT must be set to 0.

These delays allow the QSPI to be adapted to the interfaced peripherals and their speed and bus release time.

Figure 39-4. Programmable Delays



### 39.6.4 QSPI SPI Mode

In SPI mode, the QSPI acts as a regular SPI Master.

To activate this mode, bit SMM must be cleared in the Mode register (QSPI\_MR).

#### 39.6.4.1 SPI Mode Operations

The QSPI in standard SPI mode operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave connected to the SPI bus. The QSPI drives the chip select line to the slave (QCS) and the serial clock signal (QSCK).

The QSPI features two holding registers, the Transmit Data register (QSPI\_TDR) and the Receive Data register (QSPI\_RDR), and a single internal shift register. The holding registers maintain the data flow at a constant rate.

After enabling the QSPI, a data transfer begins when the processor writes to the QSPI\_TDR. The written data is immediately transferred to the internal shift register and transfer on the SPI bus starts. While the data in the internal shift register is shifted on the MOSI line, the MISO line is sampled and shifted to the internal shift register. Receiving data cannot occur without transmitting data. If receiving mode is not needed, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the Status register (QSPI\_SR) can be discarded.

If new data is written in QSPI\_TDR during the transfer, it is retained there until the current transfer is completed. Then, the received data is transferred from the internal shift register to the QSPI\_RDR, the data in QSPI\_TDR is loaded in the internal shift register and a new transfer starts.

The transfer of a data written in QSPI\_TDR in the internal shift register is indicated by the Transmit Data Register Empty (TDRE) bit in the QSPI\_SR. When new data is written in QSPI\_TDR, this bit is cleared. The TDRE bit is used to trigger the Transmit DMA channel.

The end of transfer is indicated by the TXEMPTY flag in the QSPI\_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of this delay. The peripheral clock can be switched off at this time.


The transfer of received data from the internal shift register in QSPI\_RDR is indicated by the Receive Data Register Full (RDRF) bit in the QSPI\_SR. When the received data is read, the RDRF bit is cleared.

If the QSPI\_RDR has not been read before new data is received, the Overrun Error Status (OVRES) bit in QSPI\_SR is set. As long as this flag is set, data is loaded in QSPI\_RDR. The user must read the QSPI\_SR to clear the OVRES bit.

Figure 39-5 shows a block diagram of the SPI when operating in Master mode. Figure 39-6 shows a flow chart describing how transfers are handled.

### 39.6.4.2 SPI Mode Block Diagram

Figure 39-5. SPI Mode Block Diagram



### 39.6.4.3 SPI Mode Flow Diagram

Figure 39-6. SPI Mode Flow Diagram





Figure 39-7 shows Transmit Data Register Empty (TDRE), Receive Data Register Full (RDRF) and Transmission Register Empty (TXEMPTY) status flags behavior within the QSPI\_SR during an 8-bit data transfer in Fixed mode, without DMA.

**Figure 39-7. Status Register Flags Behavior**



#### 39.6.4.4 Peripheral Deselection without DMA

During a transfer of more than one data on a Chip Select without the DMA, the QSPI\_TDR is loaded by the processor and the flag TDRE rises as soon as the content of the QSPI\_TDR is transferred into the internal shift register. When this flag is detected high, the QSPI\_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. Depending on the application software handling the QSPI\_SR flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the QSPI\_TDR in time to keep the chip select active (low). A null Delay Between Consecutive Transfer (DLYBCT) value in the QSPI\_MR gives even less time for the processor to reload the QSPI\_TDR. With some SPI slave peripherals, requiring the chip select line to remain active (low) during a full set of transfers may lead to communication errors.

To facilitate interfacing with such devices, the QSPI\_MR can be programmed with the CSMODE field at 1. This allows the chip select lines to remain in their current state (low = active) until the end of transfer is indicated by the Last Transfer (LASTXFER) bit in the Control register (QSPI\_CR). Even if the QSPI\_TDR is not reloaded, the chip select remains active. To have the chip select line rise at the end of the last data transfer, the LASTXFER bit in the QSPI\_CR must be set at the same time or after writing the last data to transmit into the QSPI\_TDR.

#### 39.6.4.5 Peripheral Deselection with DMA

When the DMA Controller is used, the Chip Select line remains low during the transfer since the TDRE flag is managed by the DMA itself. Reloading the QSPI\_TDR by the DMA is done as soon as the TDRE flag is set to one. In this case, setting the CSMODE field to 1 might not be needed. However, when other DMA channels connected to other peripherals are also in use, the QSPI DMA could be delayed by another DMA with a higher priority on the bus. Having DMA buffers in slower memories like Flash memory or SDRAM compared to fast internal SRAM, may lengthen the reload time of the QSPI\_TDR by the DMA as well. This means that the QSPI\_TDR might not be

reloaded in time to keep the chip select line low. In this case, the chip select line may toggle between data transfer and according to some SPI Slave devices, the communication might get lost. It may be necessary to configure the CSMODE field to 1.

When the CSMODE field is configured to 0, the QCS does not rise in all cases between two transfers on the same peripheral. During a transfer on a Chip Select, the flag TDRE rises as soon as the content of the QSPI\_TDR is transferred into the internal shifter. When this flag is detected, the QSPI\_TDR can be reloaded. If this reload occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. This might lead to difficulties for interfacing with some serial peripherals requiring the chip select to be de-asserted after each transfer. To facilitate interfacing with such devices, the QSPI\_MR can be programmed with the CSMODE field at 2.

### 39.6.5 QSPI Serial Memory Mode

In Serial Memory mode, the QSPI acts as a serial Flash memory controller. The QSPI can be used to read data from the serial Flash memory allowing the CPU to execute code from it (XIP execute in place). The QSPI can also be used to control the serial Flash memory (Program, Erase, Lock, etc.) by sending specific commands. In this mode, the QSPI is compatible with single-bit SPI, Dual SPI and Quad SPI protocols.

To activate this mode, the bit SMM must be set in the QSPI\_MR.

In Serial Memory mode, data cannot be transferred by the QSPI\_TDR and the QSPI\_RDR, but by writing or reading the QSPI memory space (0x8000\_0000).


#### 39.6.5.1 Instruction Frame

In order to control serial Flash memories, the QSPI is able to send instructions via the SPI bus (ex: READ, PROGRAM, ERASE, LOCK, etc.). Because the instruction set implemented in serial Flash memories is memory vendor dependant, the QSPI includes a complete Instruction Frame register (QSPI\_IFR), which makes it very flexible and compatible with all serial Flash memories.

An instruction frame includes:

- An instruction code (size: 8 bits). The instruction is optional in some cases (see [Section 39.6.5.4](#)).
- An address (size: 24 bits or 32 bits). The address is optional but is required by instructions such as READ, PROGRAM, ERASE, LOCK. By default the address is 24 bits long, but it can be 32 bits long to support serial Flash memories larger than 128 Mbit (16 Mbyte).
- An option code (size: 1/2/4/8 bits). The option code is not required, but it is useful to activate the XIP mode or the Continuous Read mode (see [Section 39.6.5.4](#)) for READ instructions, in some serial Flash memory devices. These modes improve the data read latency.
- Dummy cycles. Dummy cycles are optional but required by some READ instructions.
- Data bytes are optional. Data bytes are present for data transfer instructions such as READ or PROGRAM.

The instruction code, the address/option and the data can be sent with Single-bit SPI, Dual SPI or Quad SPI protocols.

**Figure 39-8. Instruction Frame**

### 39.6.5.2 Instruction Frame Transmission

To send an instruction frame, the user must first configure the address to send by writing the field ADDR in the Instruction Address register (QSPI\_IAR). This step is required if the instruction frame includes an address and no data. When data is present, the address of the instruction is defined by the address of the data accesses in the QSPI memory space, not by QSPI\_IAR.

If the instruction frame includes the instruction code and/or the option code, the user must configure the instruction code and/or the option code to send by writing the fields INST and OPT in the Instruction Code register (QSPI\_ICR).

Then, the user must write the Instruction Frame register (QSPI\_IFR) to configure the instruction frame depending on which instruction must be sent. If the instruction frame does not include data, writing in this register triggers the send of the instruction frame in the QSPI. If the instruction frame includes data, the send of the instruction frame is triggered by the first data access in the QSPI memory space.

The instruction frame is configured by the following bits and fields of QSPI\_IFR:

- WIDTH field—used to configure which data lanes are used to send the instruction code, the address, the option code and to transfer the data. It is possible to use two unidirectional data lanes (MISO-MOSI Single-bit SPI), two bidirectional data lanes (QIO0-QIO1 Dual SPI) or four bidirectional data lanes (QIO0-QIO3 Quad SPI).
- INSTEN bit—used to enable the send of an instruction code.
- ADDREN bit—used to enable the send of an address after the instruction code.
- OPTEN bit—used to enable the send of an option code after the address.
- DATAEN bit—used to enable the transfer of data (READ or PROGRAM instruction).
- OPTL field—used to configure the option code length. The value written in OPTL must be consistent with the value written in the field WIDTH. For example: OPTL = 0 (1-bit option code) is not consistent with WIDTH = 6 (option code sent with QuadSPI protocol, thus the minimum length of the option code is 4 bits).
- ADDRLEN bit—used to configure the address length.
- TFRTP field—used to define which type of data transfer must be performed.
- NBDUM field—used to configure the number of dummy cycles when reading data from the serial Flash memory. Between the address/option and the data, with some instructions, dummy cycles are inserted by the serial Flash memory.

Refer to [Section 39.7.12 "QSPI Instruction Frame Register"](#).

If data transfer is enabled, the user can access the serial memory by reading or writing the QSPI memory space:

- To read in the serial memory, but not a memory data, for example a JEDEC-ID or the QSPI\_SR, TFRTP must be set to 0.
- To read in the serial memory, and particularly a memory data, TFRTP must be set to 1.



- To write in the serial memory, but not a memory data, for example writing the configuration or the QSPI\_SR, TFRTYP must be set to 2.
- If the user wants to write in the serial memory in particular to program a memory data, TFRTYP must be set to 3.


If TFRTYP has a value other than 1, the address sent in the instruction frame is the address of the first system bus accesses. The addresses of the next accesses are not used by the QSPI. At each system bus access, an SPI transfer is performed with the same size. For example, a halfword system bus access leads to a 16-bit SPI transfer, and a byte system bus access leads to an 8-bit SPI transfer.

If TFRTYP = 1, the address of the first instruction frame is the one of the first read access in the QSPI memory space. Each time the read accesses become non-sequential (addresses are not consecutive), a new instruction frame is sent with the last system bus access address. In this way, the system can read data at a random location in the serial memory. The size of the SPI transfers may differ from the size of the system bus read accesses.

When data transfer is not enabled, the end of the instruction frame is indicated when the INSTRE flag in the QSPI\_SR rises. When data transfer is enabled, the user must indicate when data transfer is completed in the QSPI memory space by setting the bit LASTXFR in the QSPI\_CR. The end of the instruction frame is indicated when the INSTRE flag in the QSPI\_SR rises.

The way to manage the sending of an instruction frame is described in [Figure 39-9](#).

Figure 39-9. Instruction Transmission Flow Diagram



### 39.6.5.3 Read Memory Transfer

The user can access the data of the serial memory by sending an instruction with DATAEN = 1 and TFRYP = 1 in QSPI\_IFR.

In this mode the QSPI is able to read data at random address into the serial Flash memory, allowing the CPU to execute code directly from it (XIP execute-in-place).

In order to fetch data, the user must first configure the instruction frame by writing the QSPI\_IFR. Then data can be read at any address in the QSPI address space mapping. The address of the system bus read accesses match the address of the data inside the serial Flash memory.

When Fetch mode is enabled, several instruction frames can be sent before writing the bit LASTXFR in the QSPI\_CR. Each time the system bus read accesses become non- sequential (addresses are not consecutive), a new instruction frame is sent with the corresponding address.

### 39.6.5.4 Continuous Read Mode

The QSPI is compatible with the Continuous Read mode which is implemented in some serial Flash memories.


In Continuous Read mode, the instruction overhead is reduced by excluding the instruction code from the instruction frame. When the Continuous Read mode is activated in a serial Flash memory by a specific option code, the instruction code is stored in the memory. For the next instruction frames, the instruction code is not required as the memory uses the stored one.

In the QSPI, Continuous Read mode is used when reading data from the memory (TFRYP = 1). The addresses of the system bus read accesses are often non-sequential and this leads to many instruction frames that have the same instruction code. By disabling the send of the instruction code, the Continuous Read mode reduces the access time of the data.

To be functional, this mode must be enabled in both the QSPI and the serial Flash memory. The Continuous Read mode is enabled in the QSPI by setting bit CRM in the QSPI\_IFR (TFRYP field value must equal 1). The Continuous Read mode is enabled in the serial Flash memory by sending a specific option code.

**CAUTION:** If the Continuous Read mode is not supported by the serial Flash memory or disabled, CRM bit must not be set, otherwise data read out the serial Flash memory is unpredictable.

Figure 39-10. Continuous Read Mode



### 39.6.5.5 Instruction Frame Transmission Examples

All waveforms in the following examples describe SPI transfers in SPI Clock mode 0 (QSPI\_SCR.CPOL = 0 and QSPI\_SCR.CPHA = 0; see [Section 39.6.2 "Serial Clock Phase and Polarity"](#)).

All system bus accesses described below refer to the system bus address phase. System bus wait cycles and system bus data phases are not shown.


Example 1:

Instruction in Single-bit SPI, without address, without option, without data.

Command: CHIP ERASE (C7h).

- Write 0x0000\_00C7 in QSPI\_ICR.
- Write 0x0000\_0010 in QSPI\_IFR.
- Wait for INSTRE in QSPI\_SR to rise.

**Figure 39-11. Instruction Transmission Waveform 1**




Example 2:

Instruction in Quad SPI, without address, without option, without data.

Command: POWER DOWN (B9h)

- Write 0x0000\_00B9 in QSPI\_ICR.
- Write 0x0000\_0016 in QSPI\_IFR.
- Wait for INSTRE in QSPI\_SR to rise.

**Figure 39-12. Instruction Transmission Waveform 2**




Example 3:

Instruction in Single-bit SPI, with address in Single-bit SPI, without option, without data.

Command: BLOCK ERASE (20h)

- Write the address (of the block to erase) in QSPI\_AR.
- Write 0x0000\_0020 in QSPI\_ICR.
- Write 0x0000\_0030 in QSPI\_IFR.
- Wait for INSTRE in QSPI\_SR to rise.

Figure 39-13. Instruction Transmission Waveform 3




Example 4:

Instruction in Single-bit SPI, without address, without option, with data write in Single-bit SPI.

Command: SET BURST (77h)

- Write 0x0000\_0077 in QSPI\_ICR.
- Write 0x0000\_2090 in QSPI\_IFR.
- Read QSPI\_IFR (dummy read) to synchronize system bus accesses.
- Write data in the system bus memory space (0x8000\_0000).  
The address of system bus write accesses is not used.
- Set LASTXFR bit in QSPI\_CR.
- Wait for INSTRE in QSPI\_SR to rise.

Figure 39-14. Instruction Transmission Waveform 4




Example 5:

Instruction in Single-bit SPI, with address in Dual SPI, without option, with data write in Dual SPI.

Command: BYTE/PAGE PROGRAM (02h)

- Write 0x0000\_0002 in QSPI\_ICR.
- Write 0x0000\_30B3 in QSPI\_IFR.
- Read QSPI\_IFR (dummy read) to synchronize system bus accesses.
- Write data in the QSPI system bus memory space (0x8000\_0000).  
The address of the first system bus write access is sent in the instruction frame.  
The address of the next system bus write accesses is not used.
- Set LASTXFR bit in QSPI\_CR.
- Wait for INSTRE in QSPI\_SR to rise.

Figure 39-15. Instruction Transmission Waveform 5




Example 6:

Instruction in Single-bit SPI, with address in Single-bit SPI, without option, with data read in Quad SPI, with eight dummy cycles.

Command: QUAD\_OUTPUT READ ARRAY (6Bh)

- Write 0x0000\_006B in QSPI\_ICR.
- Write 0x0008\_10B2 in QSPI\_IFR.
- Read QSPI\_IR (dummy read) to synchronize system bus accesses.
- Read data in the QSPI system bus memory space (0x8000\_0000).  
The address of the first system bus read access is sent in the instruction frame.  
The address of the next system bus read accesses is not used.
- Set LASTXFR bit in QSPI\_CR.
- Wait for INSTRE in QSPI\_SR to rise.

Figure 39-16. Instruction Transmission Waveform 6






Example 7:

Instruction in Single-bit SPI, with address and option in Quad SPI, with data read in Quad SPI, with four dummy cycles, with fetch and continuous read.

Command: FAST READ QUAD I/O (EBh) - 8-BIT OPTION (0x30h)

- Write 0x0030\_00EB in QSPI\_ICR.
- Write 0x0004\_33F4 in QSPI\_IFR.
- Read QSPI\_IFR (dummy read) to synchronize system bus accesses.
- Read data in the QSPI system bus memory space (0x8000\_0000).  
Fetch is enabled, the address of the system bus read accesses is always used.
- Set LASTXFR bit in QSPI\_CR.
- Wait for INSTRE in QSPI\_SR to rise.

Figure 39-17. Instruction Transmission Waveform 7




Example 8:

Instruction in Quad SPI, with address in Quad SPI, without option, with data read in Quad SPI, with two dummy cycles, with fetch.

Command: HIGH-SPEED READ (0Bh)

- Write 0x0000\_000B in QSPI\_ICR.
- Write 0x0002\_20B6 in QSPI\_IFR.
- Read QSPI\_IFR (dummy read) to synchronize system bus accesses.
- Read data in the QSPI system bus memory space (0x8000\_0000).  
Fetch is enabled, the address of the system bus read accesses is always used.
- Set LASTXFR bit in QSPI\_CR.
- Wait for INSTRE in QSPI\_SR to rise.

**Figure 39-18. Instruction Transmission Waveform 8**



### 39.6.6 Scrambling/Unscrambling Function

The scrambling/unscrambling function cannot be performed on devices other than memories. Data is scrambled when written to memory and unscrambled when data is read.

The external data lines can be scrambled in order to prevent intellectual property data located in off-chip memories from being easily recovered by analyzing data at the package pin level of either the microcontroller or the QSPI slave device (e.g., memory).

The scrambling/unscrambling function can be enabled by setting the SCREN bit in the [QSPI Scrambling Mode Register](#) (QSPI\_SMR).

The scrambling and unscrambling are performed on-the-fly without impacting the throughput.

The scrambling method depends on the user-configurable scrambling user key (field USRK) in the [QSPI Scrambling Key Register](#) (QSPI\_SKR). The QSPI\_SKR is only accessible in Write mode.

If RVDIS in QSPI\_SMR is cleared, the scrambling/unscrambling algorithm includes the scrambling user key plus a random value depending on device processing characteristics. Data scrambled by a given microcontroller cannot be unscrambled by another.

If bit RVDIS in QSPI\_SMR is set, the scrambling/unscrambling algorithm includes only the scrambling user key. No random value is part of the key.

The scrambling user key or the seed for key generation must be securely stored in a reliable non-volatile memory in order to recover data from the off-chip memory. Any data scrambled with a given key cannot be recovered if the key is lost.

### 39.6.7 Register Write Protection

To prevent any single software error from corrupting QSPI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [QSPI Write Protection Mode Register](#) (QSPI\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [QSPI Write Protection Status Register](#) (QSPI\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the QSPI\_WPSR.

The following registers can be write-protected:

- [QSPI Mode Register](#)
- [QSPI Serial Clock Register](#)
- [QSPI Scrambling Mode Register](#)
- [QSPI Scrambling Key Register](#)

## 39.7 Quad SPI Interface (QSPI) User Interface

**Table 39-5. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	QSPI_CR	Write-only	–
0x04	Mode Register	QSPI_MR	Read/Write	0x0
0x08	Receive Data Register	QSPI_RDR	Read-only	0x0
0x0C	Transmit Data Register	QSPI_TDR	Write-only	–
0x10	Status Register	QSPI_SR	Read-only	0x0
0x14	Interrupt Enable Register	QSPI_IER	Write-only	–
0x18	Interrupt Disable Register	QSPI_IDR	Write-only	–
0x1C	Interrupt Mask Register	QSPI_IMR	Read-only	0x0
0x20	Serial Clock Register	QSPI_SCR	Read/Write	0x0
0x30	Instruction Address Register	QSPI_IAR	Read/Write	0x0
0x34	Instruction Code Register	QSPI_ICR	Read/Write	0x0
0x38	Instruction Frame Register	QSPI_IFR	Read/Write	0x0
0x3C	Reserved	–	–	–
0x40	Scrambling Mode Register	QSPI_SMR	Read/Write	0x0
0x44	Scrambling Key Register	QSPI_SKR	Write-only	–
0x48–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	QSPI_WPMR	Read/Write	0x0
0xE8	Write Protection Status Register	QSPI_WPSR	Read-only	0x0
0xEC–0xF8	Reserved	–	–	–
0x00FC	Reserved	–	–	–

### 39.7.1 QSPI Control Register

**Name:** QSPI\_CR

**Address:** 0x4007C000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	LASTXFER
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SWRST	–	–	–	–	–	QSPIDIS	QSPIEN

- **QSPIEN: QSPI Enable**

0: No effect.

1: Enables the QSPI to transfer and receive data.

- **QSPIDIS: QSPI Disable**

0: No effect.

1: Disables the QSPI.

As soon as QSPIDIS is set, the QSPI finishes its transfer.

All pins are set in input mode and no data is received or transmitted.

If a transfer is in progress, the transfer is finished before the QSPI is disabled.

If both QSPIEN and QSPIDIS are equal to one when the control register is written, the QSPI is disabled.

- **SWRST: QSPI Software Reset**

0: No effect.

1: Reset the QSPI. A software-triggered hardware reset of the QSPI interface is performed.

DMA channels are not affected by software reset.

- **LASTXFER: Last Transfer**

0: No effect.

1: The chip select is deasserted after the character written in TD has been transferred.

## 39.7.2 QSPI Mode Register

**Name:** QSPI\_MR  
**Address:** 0x4007C004  
**Access:** Read/Write

31	30	29	28	27	26	25	24
DLYCS							
23	22	21	20	19	18	17	16
DLYBCT							
15	14	13	12	11	10	9	8
–	–	–	–	NBBITS			
7	6	5	4	3	2	1	0
–	–	CSMODE		–	WDRBT	LLB	SMM

This register can only be written if bit WPEN is cleared in the [QSPI Write Protection Mode Register](#).

- **SMM: Serial Memory Mode**

0 (SPI): The QSPI is in SPI mode.

1 (MEMORY): The QSPI is in Serial Memory mode.

- **LLB: Local Loopback Enable**

0 (DISABLED): Local loopback path disabled.

1 (ENABLED): Local loopback path enabled.

LLB controls the local loopback on the data serializer for testing in SPI mode only. (MISO is internally connected on MOSI).

- **WDRBT: Wait Data Read Before Transfer**

0 (DISABLED): No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI\_RDR is.

1 (ENABLED): In SPI mode, a transfer can start only if the QSPI\_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception.

- **CSMODE: Chip Select Mode**

The CSMODE field determines how the chip select is de-asserted.

Value	Name	Description
0	NOT_RELOADED	The chip select is deasserted if TD has not been reloaded before the end of the current transfer.
1	LASTXFER	The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in TD has been transferred.
2	SYSTEMATICALLY	The chip select is deasserted systematically after each transfer.

- **NBBITS: Number Of Bits Per Transfer**

The NBBITS field determines the number of data bits transferred. Reserved values should not be used.

Value	Name	Description
0	8_BIT	8 bits for transfer
1	9_BIT	9 bits for transfer
2	10_BIT	10 bits for transfer
3	11_BIT	11 bits for transfer
4	12_BIT	12 bits for transfer
5	13_BIT	13 bits for transfer
6	14_BIT	14 bits for transfer
7	15_BIT	15 bits for transfer
8	16_BIT	16 bits for transfer

- **DLYCS: Minimum Inactive QCS Delay**

This field defines the minimum delay between the deactivation and the activation of QCS. The DLYCS time guarantees the slave minimum deselect time.

If DLYCS is equal to zero, one peripheral clock period is inserted by default.

Otherwise, the following equation determines the delay:

$$\text{Minimum Inactive NPCS} = \frac{\text{DLYCS}}{\text{peripheral clock}}$$

- **DLYBCT: Delay Between Consecutive Transfers**

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT equals zero, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers. In Serial Memory mode (SMM bit = 1), DLYBCT is ignored and no delay is inserted.

Otherwise, the following equation determines the delay:

$$\text{Delay Between Consecutive Transfers} = \frac{32 \times \text{DLYBCT}}{\text{peripheral clock}}$$

### 39.7.3 QSPI Receive Data Register

**Name:** QSPI\_RDR

**Address:** 0x4007C008

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RD							
7	6	5	4	3	2	1	0
RD							

- **RD: Receive Data**

Data received by the QSPI is stored in this register right-justified. Unused bits read zero.



### 39.7.4 QSPI Transmit Data Register

**Name:** QSPI\_TDR

**Address:** 0x4007C00C

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TD							
7	6	5	4	3	2	1	0
TD							

- **TD: Transmit Data**

Data to be transmitted by the QSPI is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

### 39.7.5 QSPI Status Register

**Name:** QSPI\_SR

**Address:** 0x4007C010

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	QSPIENS
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	INSTRE	CSS	CSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	TXEMPTY	TDRE	RDRF

- **RDRF: Receive Data Register Full**

0: No data has been received since the last read of QSPI\_RDR

1: Data has been received and the received data has been transferred from the serializer to QSPI\_RDR since the last read of QSPI\_RDR.

- **TDRE: Transmit Data Register Empty**

0: Data has been written to QSPI\_TDR and not yet transferred to the serializer.

1: The last data written in the QSPI\_TDR has been transferred to the serializer.

TDRE equals zero when the QSPI is disabled or at reset. The QSPI enable command sets this bit to one.

- **TXEMPTY: Transmission Registers Empty**

0: As soon as data is written in QSPI\_TDR.

1: QSPI\_TDR and internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion of such delay.

- **OVRES: Overrun Error Status**

0: No overrun has been detected since the last read of QSPI\_SR.

1: At least one overrun error has occurred since the last read of QSPI\_SR.

An overrun occurs when QSPI\_RDR is loaded at least twice from the serializer since the last read of the QSPI\_RDR.

- **CSR: Chip Select Rise**

0: No chip select rise has been detected since the last read of QSPI\_SR.

1: At least one chip select rise has been detected since the last read of QSPI\_SR.

- **CSS: Chip Select Status**

0: The chip select is asserted.

1: The chip select is not asserted.

- **INSTRE: Instruction End Status**

0: No instruction end has been detected since the last read of QSPI\_SR.

1: At least one instruction end has been detected since the last read of QSPI\_SR.

- **QSPIENS: QSPI Enable Status**

0: QSPI is disabled.

1: QSPI is enabled.

### 39.7.6 QSPI Interrupt Enable Register

**Name:** QSPI\_IER

**Address:** 0x4007C014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	INSTRE	CSS	CSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	TXEMPTY	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt

- **RDRF: Receive Data Register Full Interrupt Enable**
- **TDRE: Transmit Data Register Empty Interrupt Enable**
- **TXEMPTY: Transmission Registers Empty Enable**
- **OVRES: Overrun Error Interrupt Enable**
- **CSR: Chip Select Rise Interrupt Enable**
- **CSS: Chip Select Status Interrupt Enable**
- **INSTRE: Instruction End Interrupt Enable**

### 39.7.7 QSPI Interrupt Disable Register

**Name:** QSPI\_IDR

**Address:** 0x4007C018

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	INSTRE	CSS	CSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	TXEMPTY	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt

- **RDRF: Receive Data Register Full Interrupt Disable**
- **TDRE: Transmit Data Register Empty Interrupt Disable**
- **TXEMPTY: Transmission Registers Empty Disable**
- **OVRES: Overrun Error Interrupt Disable**
- **CSR: Chip Select Rise Interrupt Disable**
- **CSS: Chip Select Status Interrupt Disable**
- **INSTRE: Instruction End Interrupt Disable**

### 39.7.8 QSPI Interrupt Mask Register

**Name:** QSPI\_IMR

**Address:** 0x4007C01C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	INSTRE	CSS	CSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	TXEMPTY	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RDRF: Receive Data Register Full Interrupt Mask**
- **TDRE: Transmit Data Register Empty Interrupt Mask**
- **TXEMPTY: Transmission Registers Empty Mask**
- **OVRES: Overrun Error Interrupt Mask**
- **CSR: Chip Select Rise Interrupt Mask**
- **CSS: Chip Select Status Interrupt Mask**
- **INSTRE: Instruction End Interrupt Mask**

### 39.7.9 QSPI Serial Clock Register

**Name:** QSPI\_SCR  
**Address:** 0x4007C020  
**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
DLYBS							
15	14	13	12	11	10	9	8
SCBR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	CPHA	CPOL

This register can only be written if bit WPEN is cleared in the [QSPI Write Protection Mode Register](#).

#### • CPOL: Clock Polarity

0: The inactive state value of QSCK is logic level zero.

1: The inactive state value of QSCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (QSCK). It is used with CPHA to produce the required clock/data relationship between master and slave devices.

#### • CPHA: Clock Phase

0: Data is captured on the leading edge of QSCK and changed on the following edge of QSCK.

1: Data is changed on the leading edge of QSCK and captured on the following edge of QSCK.

CPHA determines which edge of QSCK causes data to change and which edge causes data to be captured. CPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

#### • SCBR: Serial Clock Baud Rate

The QSPI uses a modulus counter to derive the QSCK baud rate from the peripheral clock. The baud rate is selected by writing a value from 0 to 255 in the SCBR field. The following equations determine the QSCK baud rate:

$$\text{QSCK Baudrate} = \frac{\text{peripheral clock}}{(\text{SCBR} + 1)}$$

#### • DLYBS: Delay Before QSCK

This field defines the delay from QCS valid to the first valid QSCK transition.

When DLYBS equals zero, the QCS valid to QSCK transition is 1/2 the QSCK clock period.

Otherwise, the following equations determine the delay:

$$\text{Delay Before QSCK} = \frac{\text{DLYBS}}{\text{peripheral clock}}$$

### 39.7.10 QSPI Instruction Address Register

**Name:** QSPI\_IAR

**Address:** 0x4007C030

**Access:** Read/Write

31	30	29	28	27	26	25	24
ADDR							
23	22	21	20	19	18	17	16
ADDR							
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR: Address**

Address to send to the serial Flash memory in the instruction frame.



### 39.7.11 QSPI Instruction Code Register

**Name:** QSPI\_ICR

**Address:** 0x4007C034

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
OPT							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
INST							

- **INST: Instruction Code**

Instruction code to send to the serial Flash memory.

- **OPT: Option Code**

Option code to send to the serial Flash memory.

### 39.7.12 QSPI Instruction Frame Register

**Name:** QSPI\_IFR

**Address:** 0x4007C038

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	NBDUM					–
15	14	13	12	11	10	9	8	
–	CRM	TFRTYP		–	ADDRL	OPTL		
7	6	5	4	3	2	1	0	
DATAEN	OPTEN	ADDREN	INSTEN	–	WIDTH			

- **WIDTH: Width of Instruction Code, Address, Option Code and Data**

Value	Name	Description
0	SINGLE_BIT_SPI	Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI
1	DUAL_OUTPUT	Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI
2	QUAD_OUTPUT	Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI
3	DUAL_IO	Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI
4	QUAD_IO	Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI
5	DUAL_CMD	Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI
6	QUAD_CMD	Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI

- **INSTEN: Instruction Enable**

0: The instruction is not sent to the serial Flash memory.

1: The instruction is sent to the serial Flash memory.

- **ADDREN: Address Enable**

0: The transfer address is not sent to the serial Flash memory.

1: The transfer address is sent to the serial Flash memory.

- **OPTEN: Option Enable**

0: The option is not sent to the serial Flash memory.

1: The option is sent to the serial Flash memory.

- **DATAEN: Data Enable**

0: No data is sent/received to/from the serial Flash memory.

1: Data is sent/received to/from the serial Flash memory.

- **OPTL: Option Code Length**

The OPTL field determines the length of the option code. The value written in OPTL must be coherent with value written in the field WIDTH. For example: OPTL = 0 (1-bit option code) is not coherent with WIDTH = 6 (option code sent with Quad-SPI protocol, thus the minimum length of the option code is 4-bit).

Value	Name	Description
0	OPTION_1BIT	The option code is 1 bit long.
1	OPTION_2BIT	The option code is 2 bits long.
2	OPTION_4BIT	The option code is 4 bits long.
3	OPTION_8BIT	The option code is 8 bits long.

- **ADDRL: Address Length**

The ADDR\_L bit determines the length of the address.

0 (24\_BIT): The address is 24 bits long.

1 (32\_BIT): The address is 32 bits long.

- **TFRTYP: Data Transfer Type**

Value	Name	Description
0	TRSFR_READ	Read transfer from the serial memory. Scrambling is not performed. Read at random location (fetch) in the serial Flash memory is not possible.
1	TRSFR_READ_MEMORY	Read data transfer from the serial memory. If enabled, scrambling is performed. Read at random location (fetch) in the serial Flash memory is possible.
2	TRSFR_WRITE	Write transfer into the serial memory. Scrambling is not performed.
3	TRSFR_WRITE_MEMORY	Write data transfer into the serial memory. If enabled, scrambling is performed.

- **CRM: Continuous Read Mode**

0 (DISABLED): The Continuous Read mode is disabled.

1 (ENABLED): The Continuous Read mode is enabled.

- **NBDUM: Number Of Dummy Cycles**

The NBDUM field defines the number of dummy cycles required by the serial Flash memory before data transfer.

### 39.7.13 QSPI Scrambling Mode Register

**Name:** QSPI\_SMR

**Address:** 0x4007C040

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	RVDIS	SCREN

This register can only be written if bit WPEN is cleared in the [QSPI Write Protection Mode Register](#).

- **SCREN: Scrambling/Unscrambling Enable**

0 (DISABLED): The scrambling/unscrambling is disabled.

1 (ENABLED): The scrambling/unscrambling is enabled.

- **RVDIS: Scrambling/Unscrambling Random Value Disable**

0: The scrambling/unscrambling algorithm includes the scrambling user key plus a random value that may differ from chip to chip.

1: The scrambling/unscrambling algorithm includes only the scrambling user key.

### 39.7.14 QSPI Scrambling Key Register

**Name:** QSPI\_SKR

**Address:** 0x4007C044

**Access:** Write-only

31	30	29	28	27	26	25	24
USRK							
23	22	21	20	19	18	17	16
USRK							
15	14	13	12	11	10	9	8
USRK							
7	6	5	4	3	2	1	0
USRK							

This register can only be written if bit WPEN is cleared in the [QSPI Write Protection Mode Register](#).

- **USRK: Scrambling User Key**

### 39.7.15 QSPI Write Protection Mode Register

**Name:** QSPI\_WPMR

**Address:** 0x4007C0E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x515350 (QSP in ASCII)

1: Enables the write protection if WPKEY corresponds to 0x515350 (QSP in ASCII)

See [Section 39.6.7 "Register Write Protection"](#) for the list of registers that can be protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x515350	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 39.7.16 QSPI Write Protection Status Register

**Name:** QSPI\_WPSR

**Address:** 0x4007C0E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
WPSRC							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the QSPI\_WPSR.

1: A write protection violation has occurred since the last read of the QSPI\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC.

- **WPSRC: Write Protection Violation Source**

When WPVS = 1, WPSRC indicates the register address offset at which a write access has been attempted.

## 40. Serial Peripheral Interface (SPI)

### 40.1 Description

The Serial Peripheral Interface (SPI) circuit is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a Shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the “master” which controls the data flow, while the other devices act as “slaves” which have data shifted into and out by the master. Different CPUs can take turn being masters (multiple master protocol, contrary to single master protocol where one CPU is always the master while all of the others are always slaves). One master can simultaneously shift data into multiple slaves. However, only one slave can drive its output to write data back to the master at any given time.

A slave device is selected when the master asserts its NSS signal. If multiple slave devices exist, the master generates a separate slave select signal for each slave (NPCS).

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI)—This data line supplies the output data from the master shifted into the input(s) of the slave(s).
- Master In Slave Out (MISO)—This data line supplies the output data from a slave to the input of the master. There may be no more than one slave transmitting data during any particular transfer.
- Serial Clock (SPCK)—This control line is driven by the master and regulates the flow of the data bits. The master can transmit data at a variety of baud rates; there is one SPCK pulse for each bit that is transmitted.
- Slave Select (NSS)—This control line allows slaves to be turned on and off by hardware.




## 40.2 Embedded Characteristics

- Master or Slave Serial Peripheral Bus Interface
  - 8-bit to 16-bit programmable data length per chip select
  - Programmable phase and polarity per chip select
  - Programmable transfer delay between consecutive transfers and delay before SPI clock per chip select
  - Programmable delay between chip selects
  - Selectable mode fault detection
- Master Mode can drive SPCK up to Peripheral Clock
- Master Mode Bit Rate can be Independent of the Processor/Peripheral Clock
- Slave mode operates on SPCK, asynchronously with core and bus clock
- Four chip selects with external decoder support allow communication with up to 15 peripherals
- Communication with Serial External Devices Supported
  - Serial memories, such as DataFlash and 3-wire EEPROMs
  - Serial peripherals, such as ADCs, DACs, LCD controllers, CAN controllers and sensors
  - External coprocessors
- Connection to DMA Channel Capabilities, Optimizing Data Transfers
  - One channel for the receiver
  - One channel for the transmitter
- Register Write Protection


## 40.3 Block Diagram

Figure 40-1. Block Diagram



## 40.4 Application Block Diagram

Figure 40-2. Application Block Diagram: Single Master/Multiple Slave Implementation



## 40.5 Signal Description

Table 40-1. Signal Description

Pin Name	Pin Description	Type	
		Master	Slave
MISO	Master In Slave Out	Input	Output
MOSI	Master Out Slave In	Output	Input
SPCK	Serial Clock	Output	Input
NPCS1–NPCS3	Peripheral Chip Selects	Output	Unused
NPCS0/NSS	Peripheral Chip Select/Slave Select	Output	Input

## 40.6 Product Dependencies

### 40.6.1 I/O Lines

The pins used for interfacing the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the SPI pins to their peripheral functions.

**Table 40-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
SPI0	SPI0_MISO	PD20	B
SPI0	SPI0_MOSI	PD21	B
SPI0	SPI0_NPCS0	PB2	D
SPI0	SPI0_NPCS1	PA31	A
SPI0	SPI0_NPCS1	PD25	B
SPI0	SPI0_NPCS2	PD12	C
SPI0	SPI0_NPCS3	PD27	B
SPI0	SPI0_SPCK	PD22	B
SPI1	SPI1_MISO	PC26	C
SPI1	SPI1_MOSI	PC27	C
SPI1	SPI1_NPCS0	PC25	C
SPI1	SPI1_NPCS1	PC28	C
SPI1	SPI1_NPCS1	PD0	C
SPI1	SPI1_NPCS2	PC29	C
SPI1	SPI1_NPCS2	PD1	C
SPI1	SPI1_NPCS3	PC30	C
SPI1	SPI1_NPCS3	PD2	C
SPI1	SPI1_SPCK	PC24	C

### 40.6.2 Power Management

The SPI can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SPI clock.

### 40.6.3 Interrupt

The SPI interface has an interrupt line connected to the interrupt controller. Handling the SPI interrupt requires programming the interrupt controller before configuring the SPI.

**Table 40-3. Peripheral IDs**

Instance	ID
SPI0	21
SPI1	42

### 40.6.4 Direct Memory Access Controller (DMAC)

The SPI interface can be used in conjunction with the DMAC in order to reduce processor overhead. For a full description of the DMAC, refer to [Section 34. “DMA Controller \(XDMAC\)”](#).

## 40.7 Functional Description

### 40.7.1 Modes of Operation

The SPI operates in Master mode or in Slave mode.

- The SPI operates in Master mode by writing a 1 to the MSTR bit in the SPI Mode Register (SPI\_MR):
  - Pins NPCS0 to NPCS3 are all configured as outputs
  - The SPCK pin is driven
  - The MISO line is wired on the receiver input
  - The MOSI line is driven as an output by the transmitter.
- The SPI operates in Slave mode if the MSTR bit in the SPI\_MR is written to 0:
  - The MISO line is driven by the transmitter output
  - The MOSI line is wired on the receiver input
  - The SPCK pin is driven by the transmitter to synchronize the receiver.
  - The NPCS0 pin becomes an input, and is used as a slave select signal (NSS)
  - NPCS1 to NPCS3 are not driven and can be used for other purposes.

The data transfers are identically programmable for both modes of operations. The baud rate generator is activated only in Master mode.

### 40.7.2 Data Transfer

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the SPI Chip Select register (SPI\_CSR). The clock phase is programmed with the NCPHA bit. These two parameters determine the edges of the clock signal on which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Consequently, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are connected and require different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.


Table 40-4 shows the four modes and corresponding parameter settings.

Table 40-4. SPI Bus Protocol Mode

SPI Mode	CPOL	NCPHA	Shift SPCK Edge	Capture SPCK Edge	SPCK Inactive Level
0	0	1	Falling	Rising	Low
1	0	0	Rising	Falling	Low
2	1	1	Rising	Falling	High
3	1	0	Falling	Rising	High


Figure 40-3 and Figure 40-4 show examples of data transfers.

**Figure 40-3. SPI Transfer Format (NCPHA = 1, 8 bits per transfer)**



\* Not defined.

**Figure 40-4. SPI Transfer Format (NCPHA = 0, 8 bits per transfer)**



\* Not defined.

### 40.7.3 Master Mode Operations

When configured in Master mode, the SPI operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave(s) connected to the SPI bus. The SPI drives the chip select line to the slave and the serial clock signal (SPCK).

The SPI features two holding registers, the Transmit Data Register (SPI\_TDR) and the Receive Data Register (SPI\_RDR), and a single shift register. The holding registers maintain the data flow at a constant rate.

After enabling the SPI, a data transfer starts when the processor writes to the SPI\_TDR. The written data is immediately transferred in the Shift register and the transfer on the SPI bus starts. While the data in the Shift register is shifted on the MOSI line, the MISO line is sampled and shifted in the Shift register. Data cannot be loaded in the SPI\_RDR without transmitting data. If there is no data to transmit, dummy data can be used (SPI\_TDR filled with ones). When the SPI\_MR.WDRBT bit is set, new data cannot be transmitted if the SPI\_RDR has not been read. If Receiving mode is not required, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the SPI Status register (SPI\_SR) can be discarded.

Before writing the SPI\_TDR, the PCS field in the SPI\_MR must be set in order to select a slave.

If new data is written in the SPI\_TDR during the transfer, it is kept in the SPI\_TDR until the current transfer is completed. Then, the received data is transferred from the Shift register to the SPI\_RDR, the data in the SPI\_TDR is loaded in the Shift register and a new transfer starts.


As soon as the SPI\_TDR is written, the Transmit Data Register Empty (TDRE) flag in the SPI\_SR is cleared. When the data written in the SPI\_TDR is loaded into the Shift register, the TDRE flag in the SPI\_SR is set. The TDRE bit is used to trigger the Transmit DMA channel.

See [Figure 40-5](#).

The end of transfer is indicated by the TXEMPTY flag in the SPI\_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of this delay. The peripheral clock can be switched off at this time.

Note: When the SPI is enabled, the TDRE and TXEMPTY flags are set.

**Figure 40-5. TDRE and TXEMPTY flag behavior**




The transfer of received data from the Shift register to the SPI\_RDR is indicated by the Receive Data Register Full (RDRF) bit in the SPI\_SR. When the received data is read, the RDRF bit is cleared.

If the SPI\_RDR has not been read before new data is received, the Overrun Error (OVRES) bit in the SPI\_SR is set. As long as this flag is set, data is loaded in the SPI\_RDR. The user has to read the SPI\_SR to clear the OVRES bit.

[Figure 40-6](#), shows a block diagram of the SPI when operating in Master mode. [Figure 40-7 on page 976](#) shows a flow chart describing how transfers are handled.

### 40.7.3.1 Master Mode Block Diagram

Figure 40-6. Master Mode Block Diagram



### 40.7.3.2 Master Mode Flow Diagram

Figure 40-7. Master Mode Flow Diagram







Figure 40-8 shows the behavior of Transmit Data Register Empty (TDRE), Receive Data Register (RDRF) and Transmission Register Empty (TXEMPTY) status flags within the SPI\_SR during an 8-bit data transfer in Fixed mode without the DMA involved.

**Figure 40-8. Status Register Flags Behavior**



### 40.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the peripheral clock by a value between 1 and 255.

If the SCBR field in the SPI\_CSR is programmed to 1, the operating baud rate is peripheral clock. Refer to [Section 54. “Electrical Characteristics”](#) for the SPCK maximum frequency. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it to a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in the SCBR field. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.


### 40.7.3.4 Transfer Delays

[Figure 40-9](#) shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

- Delay between the chip selects—programmable only once for all chip selects by writing the DLYBCS field in the SPI\_MR. The SPI slave device deactivation delay is managed through DLYBCS. If there is only one SPI slave device connected to the master, the DLYBCS field does not need to be configured. If several slave devices are connected to a master, DLYBCS must be configured depending on the highest deactivation delay. Refer to the SPI slave device electrical characteristics.
- Delay before SPCK—independently programmable for each chip select by writing the DLYBS field. The SPI slave device activation delay is managed through DLYBS. Refer to the SPI slave device electrical characteristics to define DLYBS.
- Delay between consecutive transfers—independently programmable for each chip select by writing the DLYBCT field. The time required by the SPI slave device to process received data is managed through DLYBCT. This time depends on the SPI slave system activity.

These delays allow the SPI to be adapted to the interfaced peripherals and their speed and bus release time.

**Figure 40-9. Programmable Delays**



### 40.7.3.5 Peripheral Selection

The serial peripherals are selected through the assertion of the NPCS0 to NPCS3 signals. By default, all NPCS signals are high before and after each transfer.

- **Fixed Peripheral Select Mode:** SPI exchanges data with only one peripheral. Fixed peripheral select mode is enabled by writing the PS bit to zero in the SPI\_MR. In this case, the current peripheral is defined by the PCS field in the SPI\_MR and the PCS field in the SPI\_TDR has no effect.
- **Variable Peripheral Select Mode:** Data can be exchanged with more than one peripheral without having to reprogram the NPCS field in the SPI\_MR. Variable peripheral select mode is enabled by setting the PS bit to 1 in the SPI\_MR. The PCS field in the SPI\_TDR is used to select the current peripheral. This means that the peripheral selection can be defined for each new data. The value to write in the SPI\_TDR has the following format:

[xxxxxxx(7-bit) + LASTXFER(1-bit)<sup>(1)</sup> + xxxx(4-bit) + PCS (4-bit) + DATA (8 to 16-bit)] with PCS equals the chip select to assert, as defined in [Section 40.8.4 “SPI Transmit Data Register”](#) and LASTXFER bit at 0 or 1 depending on the CSAAT bit.

Note: 1. Optional

CSAAT, LASTXFER and CSNAAT bits are discussed in [Section 40.7.3.9 “Peripheral Deselection with DMA”](#).

If LASTXFER is used, the command must be issued after writing the last character. Instead of LASTXFER, the user can use the SPIDIS command. After the end of the DMA transfer, it is necessary to wait for the TXEMPTY flag and then write SPIDIS into the SPI Control Register (SPI\_CR). This does not change the configuration register values). The NPCS is disabled after the last character transfer. Then, another DMA transfer can be started if the SPIEN has previously been written in the SPI\_CR.

#### 40.7.3.6 SPI Direct Access Memory Controller (DMAC)

In both Fixed and Variable modes, the Direct Memory Access Controller (DMAC) can be used to reduce processor overhead.

The fixed peripheral selection allows buffer transfers with a single peripheral. Using the DMAC is an optimal means, as the size of the data transfer between the memory and the SPI is either 8 bits or 16 bits. However, if the peripheral selection is modified, the SPI\_MR must be reprogrammed.

The variable peripheral selection allows buffer transfers with multiple peripherals without reprogramming the SPI\_MR. Data written in the SPI\_TDR is 32 bits wide and defines the real data to be transmitted and the destination peripheral. Using the DMAC in this mode requires 32-bit wide buffers, with the data in the LSBs and the PCS and LASTXFER fields in the MSBs. However, the SPI still controls the number of bits (8 to 16) to be transferred through MISO and MOSI lines with the chip select configuration registers. This is not the optimal means in terms of memory size for the buffers, but it provides a very effective means to exchange data with several peripherals without any intervention of the processor.

#### 40.7.3.7 Peripheral Chip Select Decoding

The user can program the SPI to operate with up to 15 slave peripherals by decoding the four chip select lines, NPCS0 to NPCS3 with an external decoder/demultiplexer (refer to [Figure 40-10](#)). This can be enabled by writing a 1 to the PCSDEC bit in the SPI\_MR.

When operating without decoding, the SPI makes sure that in any case only one chip select line is activated, i.e., one NPCS line driven low at a time. If two bits are defined low in a PCS field, only the lowest numbered chip select is driven low.

When operating with decoding, the SPI directly outputs the value defined by the PCS field on the NPCS lines of either SPI\_MR or SPI\_TDR (depending on PS).

As the SPI sets a default value of 0xF on the chip select lines (i.e., all chip select lines at 1) when not processing any transfer, only 15 peripherals can be decoded.

The SPI has four Chip Select registers. As a result, when external decoding is activated, each NPCS chip select defines the characteristics of up to four peripherals. As an example, SPI\_CR0 defines the characteristics of the externally decoded peripherals 0 to 3, corresponding to the PCS values 0x0 to 0x3. Consequently, the user has to make sure to connect compatible peripherals on the decoded chip select lines 0 to 3, 4 to 7, 8 to 11 and 12 to 14. [Figure 40-10](#) shows this type of implementation.

If the CSAAT bit is used, with or without the DMAC, the Mode Fault detection for NPCS0 line must be disabled. This is not needed for all other chip select lines since Mode Fault detection is only on NPCS0.

**Figure 40-10. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation**



#### 40.7.3.8 Peripheral Deselection without DMA

During a transfer of more than one unit of data on a Chip Select without the DMA, the SPI\_TDR is loaded by the processor, the TDRE flag rises as soon as the content of the SPI\_TDR is transferred into the internal Shift register. When this flag is detected high, the SPI\_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the SPI\_TDR in time to keep the chip select active (low). A null DLYBCT value (delay between consecutive transfers) in the SPI\_CSR, gives even less time for the processor to reload the SPI\_TDR. With some SPI slave peripherals, if the chip select line must remain active (low) during a full set of transfers, communication errors can occur.

To facilitate interfacing with such devices, the Chip Select registers [CSR0...CSR3] can be programmed with the Chip Select Active After Transfer (CSAAT) bit to 1. This allows the chip select lines to remain in their current state (low = active) until a transfer to another chip select is required. Even if the SPI\_TDR is not reloaded, the chip select remains active. To de-assert the chip select line at the end of the transfer, the Last Transfer (LASTXFER) bit in SPI\_CR must be set after writing the last data to transmit into SPI\_TDR.

#### 40.7.3.9 Peripheral Deselection with DMA

DMA provides faster reloads of the SPI\_TDR compared to software. However, depending on the system activity, it is not guaranteed that the SPI\_TDR is written with the next data before the end of the current transfer. Consequently, data can be lost by the de-assertion of the NPCS line for SPI slave peripherals requiring the chip select line to remain active between two transfers. The only way to guarantee a safe transfer in this case is the use of the CSAAT and LASTXFER bits.

When the CSAAT bit is configured to 0, the NPCS does not rise in all cases between two transfers on the same peripheral. During a transfer on a Chip Select, the TDRE flag rises as soon as the content of the SPI\_TDR is transferred into the internal shift register. When this flag is detected, the SPI\_TDR can be reloaded. If this reload occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. This can lead to difficulties to interface with some serial peripherals requiring the chip select to be de-asserted after each transfer. To facilitate

interfacing with such devices, the SPI\_CSR can be programmed with the Chip Select Not Active After Transfer (CSNAAT) bit to 1. This allows the chip select lines to be de-asserted systematically during a time “DLYBCS” (the value of the CSNAAT bit is processed only if the CSAAT bit is configured to 0 for the same chip select).

Figure 40-11 shows different peripheral deselection cases and the effect of the CSAAT and CSNAAT bits.

**Figure 40-11. Peripheral Deselection**



#### 40.7.3.10 Mode Fault Detection

The SPI has the capability to operate in multi-master environment. Consequently, the NPCS0/NSS line must be monitored. If one of the masters on the SPI bus is currently transmitting, the NPCS0/NSS line is low and the SPI must not transmit any data. A mode fault is detected when the SPI is programmed in Master mode and a low level

is driven by an external master on the NPCSS0/NSS signal. In multi-master environment, NPCSS0, MOSI, MISO and SPCK pins must be configured in open drain (through the PIO controller). When a mode fault is detected, the SPI\_SR.MODF bit is set until SPI\_SR is read and the SPI is automatically disabled until it is re-enabled by writing a 1 to the SPI\_CR.SPIEN bit.

By default, the mode fault detection is enabled. The user can disable it by setting the SPI\_MR.MODFDIS bit.

#### 40.7.4 SPI Slave Mode

When operating in Slave mode, the SPI processes data bits on the clock provided on the SPI clock pin (SPCK).

The SPI waits until NSS goes active before receiving the serial clock from an external master. When NSS falls, the clock is validated and the data is loaded in the SPI\_RDR depending on the BITS field configured in the SPI\_CSR0. These bits are processed following a phase and a polarity defined respectively by the NCPHA and CPOL bits in the SPI\_CSR0. Note that BITS, CPOL and NCPHA of the other Chip Select registers have no effect when the SPI is programmed in Slave mode.

The bits are shifted out on the MISO line and sampled on the MOSI line.

Note: For more information on the BITS field, see also the note below the SPI\_CSRx register bitmap (Section 40.8.9 “SPI Chip Select Register”).

When all bits are processed, the received data is transferred in the SPI\_RDR and the RDRF bit rises. If the SPI\_RDR has not been read before new data is received, the Overrun Error Status (OVRES) bit in the SPI\_SR is set. As long as this flag is set, data is loaded in the SPI\_RDR. The user must read SPI\_SR to clear the OVRES bit.


When a transfer starts, the data shifted out is the data present in the Shift register. If no data has been written in the SPI\_TDR, the last data received is transferred. If no data has been received since the last reset, all bits are transmitted low, as the Shift register resets to 0.

When a first data is written in the SPI\_TDR, it is transferred immediately in the Shift register and the TDRE flag rises. If new data is written, it remains in the SPI\_TDR until a transfer occurs, i.e., NSS falls and there is a valid clock on the SPCK pin. When the transfer occurs, the last data written in the SPI\_TDR is transferred in the Shift register and the TDRE flag rises. This enables frequent updates of critical variables with single transfers.

Then, new data is loaded in the Shift register from the SPI\_TDR. If no character is ready to be transmitted, i.e., no character has been written in the SPI\_TDR since the last load from the SPI\_TDR to the Shift register, the SPI\_TDR is retransmitted. In this case the Underrun Error Status Flag (UNDES) is set in the SPI\_SR.

Figure 40-12 shows a block diagram of the SPI when operating in Slave mode.

**Figure 40-12. Slave Mode Functional Block Diagram**



## 40.7.5 Register Write Protection

To prevent any single software error from corrupting SPI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [SPI Write Protection Mode Register](#) (SPI\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [SPI Write Protection Status Register](#) (SPI\_WPSR) is set and the WPVSRC field indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading SPI\_WPSR.

The following registers can be write-protected:

- [SPI Mode Register](#)
- [SPI Chip Select Register](#)

## 40.8 Serial Peripheral Interface (SPI) User Interface

**Table 40-5. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	SPI_CR	Write-only	–
0x04	Mode Register	SPI_MR	Read/Write	0x0
0x08	Receive Data Register	SPI_RDR	Read-only	0x0
0x0C	Transmit Data Register	SPI_TDR	Write-only	–
0x10	Status Register	SPI_SR	Read-only	0x0
0x14	Interrupt Enable Register	SPI_IER	Write-only	–
0x18	Interrupt Disable Register	SPI_IDR	Write-only	–
0x1C	Interrupt Mask Register	SPI_IMR	Read-only	0x0
0x20–0x2C	Reserved	–	–	–
0x30	Chip Select Register 0	SPI_CSR0	Read/Write	0x0
0x34	Chip Select Register 1	SPI_CSR1	Read/Write	0x0
0x38	Chip Select Register 2	SPI_CSR2	Read/Write	0x0
0x3C	Chip Select Register 3	SPI_CSR3	Read/Write	0x0
0x40–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	SPI_WPMR	Read/Write	0x0
0xE8	Write Protection Status Register	SPI_WPSR	Read-only	0x0
0xEC–0xF8	Reserved	–	–	–
0xFC	Reserved	–	–	–



## 40.8.1 SPI Control Register

**Name:** SPI\_CR

**Address:** 0x40008000 (0), 0x40058000 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	LASTXFER
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SWRST	–	–	–	–	–	SPIDIS	SPIEN

- **SPIEN: SPI Enable**

0: No effect.

1: Enables the SPI to transfer and receive data.

- **SPIDIS: SPI Disable**

0: No effect.

1: Disables the SPI.

All pins are set in Input mode after completion of the transmission in progress, if any.

If a transfer is in progress when SPIDIS is set, the SPI completes the transmission of the shifter register and does not start any new transfer, even if the SPI\_THR is loaded.

Note: If both SPIEN and SPIDIS are equal to one when the SPI\_CR is written, the SPI is disabled.

- **SWRST: SPI Software Reset**

0: No effect.

1: Reset the SPI. A software-triggered hardware reset of the SPI interface is performed.

The SPI is in Slave mode after software reset.

- **LASTXFER: Last Transfer**

0: No effect.

1: The current NPCS is de-asserted after the character written in TD has been transferred. When SPI\_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

Refer to [Section 40.7.3.5 “Peripheral Selection”](#) for more details.

## 40.8.2 SPI Mode Register

**Name:** SPI\_MR

**Address:** 0x40008004 (0), 0x40058004 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
DLYBCS								
23	22	21	20	19	18	17	16	
–	–	–	–	PCS				–
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	–	
7	6	5	4	3	2	1	0	
LLB	–	WDRBT	MODFDIS	–	PCSDEC	PS	MSTR	

This register can only be written if the WPEN bit is cleared in the [SPI Write Protection Mode Register](#).

- **MSTR: Master/Slave Mode**

0: SPI is in Slave mode

1: SPI is in Master mode

- **PS: Peripheral Select**

0: Fixed Peripheral Select

1: Variable Peripheral Select

- **PCSDEC: Chip Select Decode**

0: The chip selects are directly connected to a peripheral device.

1: The four NPCS chip select lines are connected to a 4-bit to 16-bit decoder.

When PCSDEC = 1, up to 15 Chip Select signals can be generated with the four NPCS lines using an external 4-bit to 16-bit decoder. The Chip Select registers define the characteristics of the 15 chip selects, with the following rules:

SPI\_CSR0 defines peripheral chip select signals 0 to 3.

SPI\_CSR1 defines peripheral chip select signals 4 to 7.

SPI\_CSR2 defines peripheral chip select signals 8 to 11.

SPI\_CSR3 defines peripheral chip select signals 12 to 14.

- **MODFDIS: Mode Fault Detection**

0: Mode fault detection enabled

1: Mode fault detection disabled

- **WDRBT: Wait Data Read Before Transfer**

0: No Effect. In Master mode, a transfer can be initiated regardless of the SPI\_RDR state.

1: In Master mode, a transfer can start only if the SPI\_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception.

- **LLB: Local Loopback Enable**

0: Local loopback path disabled.

1: Local loopback path enabled.

LLB controls the local loopback on the data shift register for testing in Master mode only (MISO is internally connected on MOSI).

- **PCS: Peripheral Chip Select**

This field is only used if fixed peripheral select is active (PS = 0).

If SPI\_MR.PCSDEC = 0:

PCS = xxx0   NPCS[3:0] = 1110

PCS = xx01   NPCS[3:0] = 1101

PCS = x011   NPCS[3:0] = 1011

PCS = 0111   NPCS[3:0] = 0111

PCS = 1111   forbidden (no peripheral is selected)

(x = don't care)

If SPI\_MR.PCSDEC = 1:

NPCS[3:0] output signals = PCS.

- **DLYBCS: Delay Between Chip Selects**

This field defines the delay between the inactivation and the activation of NPCS. The DLYBCS time guarantees non-overlapping chip selects and solves bus contentions in case of peripherals having long data float times.

If DLYBCS is lower than 6, six peripheral clock periods are inserted by default.

Otherwise, the following equation determines the delay:

:

$$\text{Delay Between Chip Selects} = \frac{\text{DLYBCS}}{f_{\text{peripheral clock}}}$$

### 40.8.3 SPI Receive Data Register

**Name:** SPI\_RDR

**Address:** 0x40008008 (0), 0x40058008 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	PCS			
15	14	13	12	11	10	9	8
RD							
7	6	5	4	3	2	1	0
RD							

- **RD: Receive Data**

Data received by the SPI Interface is stored in this register in a right-justified format. Unused bits are read as zero.

- **PCS: Peripheral Chip Select**

In Master mode only, these bits indicate the value on the NPCS pins at the end of a transfer. Otherwise, these bits are read as zero.

Note: When using Variable peripheral select mode (PS = 1 in SPI\_MR), it is mandatory to set the SPI\_MR.WDRBT bit to 1 if the PCS field must be processed in SPI\_RDR.

#### 40.8.4 SPI Transmit Data Register

**Name:** SPI\_TDR

**Address:** 0x4000800C (0), 0x4005800C (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	LASTXFER
23	22	21	20	19	18	17	16
–	–	–	–	PCS			
15	14	13	12	11	10	9	8
TD							
7	6	5	4	3	2	1	0
TD							

- **TD: Transmit Data**

Data to be transmitted by the SPI Interface is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

- **PCS: Peripheral Chip Select**

This field is only used if variable peripheral select is active (PS = 1).

If SPI\_MR.PCSDEC = 0:

PCS = xxx0   NPCS[3:0] = 1110

PCS = xx01   NPCS[3:0] = 1101

PCS = x011   NPCS[3:0] = 1011

PCS = 0111   NPCS[3:0] = 0111

PCS = 1111   forbidden (no peripheral is selected)

(x = don't care)

If SPI\_MR.PCSDEC = 1:

NPCS[3:0] output signals = PCS.

- **LASTXFER: Last Transfer**

0: No effect

1: The current NPCS is de-asserted after the transfer of the character written in TD. When SPI\_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

This field is only used if variable peripheral select is active (SPI\_MR.PS = 1).

## 40.8.5 SPI Status Register

**Name:** SPI\_SR

**Address:** 0x40008010 (0), 0x40058010 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	SPIENS
15	14	13	12	11	10	9	8
–	–	–	–	–	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	MODF	TDRE	RDRF

- **RDRF: Receive Data Register Full (cleared by reading SPI\_RDR)**

0: No data has been received since the last read of SPI\_RDR.

1: Data has been received and the received data has been transferred from the shift register to SPI\_RDR since the last read of SPI\_RDR.

- **TDRE: Transmit Data Register Empty (cleared by writing SPI\_TDR)**

0: Data has been written to SPI\_TDR and not yet transferred to the shift register.

1: The last data written in the SPI\_TDR has been transferred to the shift register.

TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to 1.

- **MODF: Mode Fault Error (cleared on read)**

0: No mode fault has been detected since the last read of SPI\_SR.

1: A mode fault occurred since the last read of SPI\_SR.

- **OVRES: Overrun Error Status (cleared on read)**

0: No overrun has been detected since the last read of SPI\_SR.

1: An overrun has occurred since the last read of SPI\_SR.

An overrun occurs when SPI\_RDR is loaded at least twice from the shift register since the last read of the SPI\_RDR.

- **NSSR: NSS Rising (cleared on read)**

0: No rising edge detected on NSS pin since the last read of SPI\_SR.

1: A rising edge occurred on NSS pin since the last read of SPI\_SR.

- **TXEMPTY: Transmission Registers Empty (cleared by writing SPI\_TDR)**

0: As soon as data is written in SPI\_TDR.

1: SPI\_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay.

- **UNDES: Underrun Error Status (Slave mode only) (cleared on read)**

0: No underrun has been detected since the last read of SPI\_SR.

1: A transfer starts whereas no data has been loaded in SPI\_TDR.

- **SPIENS: SPI Enable Status**

0: SPI is disabled.

1: SPI is enabled.

## 40.8.6 SPI Interrupt Enable Register

**Name:** SPI\_IER

**Address:** 0x40008014 (0), 0x40058014 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **RDRF: Receive Data Register Full Interrupt Enable**
- **TDRE: SPI Transmit Data Register Empty Interrupt Enable**
- **MODF: Mode Fault Error Interrupt Enable**
- **OVRES: Overrun Error Interrupt Enable**
- **NSSR: NSS Rising Interrupt Enable**
- **TXEMPTY: Transmission Registers Empty Enable**
- **UNDES: Underrun Error Interrupt Enable**



## 40.8.7 SPI Interrupt Disable Register

**Name:** SPI\_IDR

**Address:** 0x40008018 (0), 0x40058018 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **RDRF: Receive Data Register Full Interrupt Disable**
- **TDRE: SPI Transmit Data Register Empty Interrupt Disable**
- **MODF: Mode Fault Error Interrupt Disable**
- **OVRES: Overrun Error Interrupt Disable**
- **NSSR: NSS Rising Interrupt Disable**
- **TXEMPTY: Transmission Registers Empty Disable**
- **UNDES: Underrun Error Interrupt Disable**

## 40.8.8 SPI Interrupt Mask Register

**Name:** SPI\_IMR

**Address:** 0x4000801C (0), 0x4005801C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RDRF: Receive Data Register Full Interrupt Mask**
- **TDRE: SPI Transmit Data Register Empty Interrupt Mask**
- **MODF: Mode Fault Error Interrupt Mask**
- **OVRES: Overrun Error Interrupt Mask**
- **NSSR: NSS Rising Interrupt Mask**
- **TXEMPTY: Transmission Registers Empty Mask**
- **UNDES: Underrun Error Interrupt Mask**

## 40.8.9 SPI Chip Select Register

**Name:** SPI\_CSRx[x=0..3]

**Address:** 0x40008030 (0), 0x40058030 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
DLYBCT							
23	22	21	20	19	18	17	16
DLYBS							
15	14	13	12	11	10	9	8
SCBR							
7	6	5	4	3	2	1	0
BITS				CSAAT	CSNAAT	NCPHA	CPOL

This register can only be written if the WPEN bit is cleared in the [SPI Write Protection Mode Register](#).

Note: SPI\_CSRx registers must be written even if the user wants to use the default reset values. The BITS field is not updated with the translated value unless the register is written.

- **CPOL: Clock Polarity**

0: The inactive state value of SPCK is logic level zero.

1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce the required clock/data relationship between master and slave devices.

- **NCPHA: Clock Phase**

0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.

1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

- **CSNAAT: Chip Select Not Active After Transfer (Ignored if CSAAT = 1)**

0: The Peripheral Chip Select does not rise between two transfers if the SPI\_TDR is reloaded before the end of the first transfer and if the two transfers occur on the same Chip Select.

1: The Peripheral Chip Select rises systematically after each transfer performed on the same slave. It remains inactive after the end of transfer for a minimal duration of:

$$\frac{DLYBCS}{f_{\text{peripheral clock}}} \quad (\text{If field DLYBCS is lower than 6, a minimum of six periods is introduced.})$$

- **CSAAT: Chip Select Active After Transfer**

0: The Peripheral Chip Select Line rises as soon as the last transfer is achieved.

1: The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select.

- **BITS: Bits Per Transfer**

(See the note below the register bitmap.)

The BITS field determines the number of data bits transferred. Reserved values should not be used.

Value	Name	Description
0	8_BIT	8 bits for transfer
1	9_BIT	9 bits for transfer
2	10_BIT	10 bits for transfer
3	11_BIT	11 bits for transfer
4	12_BIT	12 bits for transfer
5	13_BIT	13 bits for transfer
6	14_BIT	14 bits for transfer
7	15_BIT	15 bits for transfer
8	16_BIT	16 bits for transfer
9	–	Reserved
10	–	Reserved
11	–	Reserved
12	–	Reserved
13	–	Reserved
14	–	Reserved
15	–	Reserved

- **SCBR: Serial Clock Bit Rate**

In Master mode, the SPI Interface uses a modulus counter to derive the SPCK bit rate from the peripheral clock. The bit rate is selected by writing a value from 1 to 255 in the SCBR field. The following equation determines the SPCK bit rate:

$$SCBR = f_{\text{peripheral clock}} / \text{SPCK Bit Rate}$$

Programming the SCBR field to 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

If BRSRCCLK = 1 in SPI\_MR, SCBR must be programmed with a value greater than 1.

At reset, SCBR is 0 and the user has to program it at a valid value before performing the first transfer.

Note: If one of the SCBR fields in SPI\_CSRx is set to 1, the other SCBR fields in SPI\_CSRx must be set to 1 as well, if they are used to process transfers. If they are not used to transfer data, they can be set at any value.

- **DLYBS: Delay Before SPCK**

This field defines the delay from NPCS falling edge (activation) to the first valid SPCK transition.

When DLYBS = 0, the delay is half the SPCK clock period.

Otherwise, the following equation determines the delay:

$$DLYBS = \text{Delay Before SPCK} \times f_{\text{peripheral clock}}$$

- **DLYBCT: Delay Between Consecutive Transfers**

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT = 0, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers.

Otherwise, the following equation determines the delay:

$$\text{DLYBCT} = \text{Delay Between Consecutive Transfers} \times f_{\text{peripheral clock}} / 32$$

#### 40.8.10 SPI Write Protection Mode Register

**Name:** SPI\_WPMR

**Address:** 0x400080E4 (0), 0x400580E4 (1)

**Access:** Read/Write.

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x535049 (“SPI” in ASCII)

1: Enables the write protection if WPKEY corresponds to 0x535049 (“SPI” in ASCII)

See [Section 40.7.5 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x535049	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

#### 40.8.11 SPI Write Protection Status Register

**Name:** SPI\_WPSR

**Address:** 0x400080E8 (0), 0x400580E8 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
WPSRC							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of SPI\_WPSR.

1: A write protection violation has occurred since the last read of SPI\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC.

- **WPSRC: Write Protection Violation Source**

When WPVS = 1, WPSRC indicates the register address offset at which a write access has been attempted.

## 41. Two-wire Interface (TWIHS)

### 41.1 Description

The Atmel Two-wire Interface (TWIHS) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 kbit/s in Fast mode and up to 3.4 Mbit/s in High-speed slave mode only, based on a byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus Serial EEPROM and I<sup>2</sup>C-compatible devices, such as a Real-Time Clock (RTC), Dot Matrix/Graphic LCD Controller and temperature sensor. The TWIHS is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported.

A configurable baud rate generator permits the output data rate to be adapted to a wide range of core clock frequencies.

Table 41-1 lists the compatibility level of the Atmel Two-wire Interface in Master mode and a full I<sup>2</sup>C compatible device.

**Table 41-1. Atmel TWI Compatibility with I<sup>2</sup>C Standard**

I <sup>2</sup> C Standard	Atmel TWI
Standard Mode Speed (100 kHz)	Supported
Fast Mode Speed (400 kHz)	Supported
High-speed Mode (Slave only, 3.4 MHz)	Supported
7- or 10-bit <sup>(1)</sup> Slave Addressing	Supported
START Byte <sup>(2)</sup>	Not Supported
Repeated Start (Sr) Condition	Supported
ACK and NACK Management	Supported
Input Filtering	Supported
Slope Control	Not Supported
Clock Stretching	Supported
Multi Master Capability	Supported

Notes: 1. 10-bit support in master mode only  
2. START + b000000001 + Ack + Sr

### 41.2 Embedded Characteristics

- 3 TWIHS
- Compatible with Atmel Two-wire Interface Serial Memory and I<sup>2</sup>C Compatible Devices<sup>(1)</sup>
- One, Two or Three Bytes for Slave Address
- Sequential Read/Write Operations
- Master and Multi-master Operation (Standard and Fast Mode Only)
- Slave Mode Operation (Standard, Fast and High-Speed Mode)
- Bit Rate: Up to 400 kbit/s in Fast Mode and 3.4 Mbit/s in High-Speed Mode (Slave Only)
- General Call Supported in Slave Mode
- SleepWalking (Asynchronous and Partial Wake-up)
- SMBus Support
- Connection to DMA Controller (DMA) Channel Capabilities Optimizes Data Transfers
- Register Write Protection

Note: 1. See Table 41-1 for details on compatibility with I<sup>2</sup>C Standard.




## 41.3 List of Abbreviations

Table 41-2. Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
A	Acknowledge
NA	Non Acknowledge
P	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

## 41.4 Block Diagram

Figure 41-1. Block Diagram



### 41.4.1 I/O Lines Description

Table 41-3. I/O Lines Description

Pin Name	Pin Description	Type
TWD	Two-wire Serial Data	Input/Output
TWCK	Two-wire Serial Clock	Input/Output

## 41.5 Product Dependencies

### 41.5.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWIHS, the user must program the PIO Controller to dedicate TWD and TWCK as peripheral lines. When High-speed slave mode is enabled, the analog pad filter must be enabled.

The user must not program TWD and TWCK as open-drain. This is already done by the hardware.

**Table 41-4. I/O Lines**

Instance	Signal	I/O Line	Peripheral
TWIHS0	TWCK0	PA4	A
TWIHS0	TWD0	PA3	A
TWIHS1	TWCK1	PB5	A
TWIHS1	TWD1	PB4	A
TWIHS2	TWCK2	PD28	C
TWIHS2	TWD2	PD27	C

### 41.5.2 Power Management

Enable the peripheral clock.

The TWIHS may be clocked through the Power Management Controller (PMC), thus the user must first configure the PMC to enable the TWIHS clock.

### 41.5.3 Interrupt Sources

The TWIHS has an interrupt line connected to the Interrupt Controller. In order to handle interrupts, the Interrupt Controller must be programmed before configuring the TWIHS.

**Table 41-5. Peripheral IDs**

Instance	ID
TWIHS0	19
TWIHS1	20
TWIHS2	41

## 41.6 Functional Description


### 41.6.1 Transfer Format

The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited. See [Figure 41-3](#).


Each transfer begins with a START condition and terminates with a STOP condition. See [Figure 41-2](#).

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines the STOP condition.

**Figure 41-2. START and STOP Conditions**



**Figure 41-3. Transfer Format**



### 41.6.2 Modes of Operation

The TWIHS has different modes of operation:

- Master transmitter mode (Standard and Fast modes only)
- Master receiver mode (Standard and Fast modes only)
- Multi-master transmitter mode (Standard and Fast modes only)
- Multi-master receiver mode (Standard and Fast modes only)
- Slave transmitter mode (Standard, Fast and High-speed modes)
- Slave receiver mode (Standard, Fast and High-speed modes)

These modes are described in the following sections.

## 41.6.3 Master Mode

### 41.6.3.1 Definition

The master is the device that starts a transfer, generates a clock and stops it. This operating mode is not available if High-speed mode is selected.

### 41.6.3.2 Programming Master Mode

The following registers must be programmed before entering Master mode:

1. TWIHS\_MMR.DADR (+ IADRSZ + IADR if a 10-bit device is addressed): The device address is used to access slave devices in Read or Write mode.
2. TWIHS\_CWGR.CKDIV + CHDIV + CLDIV: Clock Waveform register
3. TWIHS\_CR.SVDIS: Disables the Slave mode
4. TWIHS\_CR.MSEN: Enables the Master mode

Note: If the TWIHS is already in Master mode, the device address (DADR) can be configured without disabling the Master mode.

### 41.6.3.3 Master Transmitter Mode

This operating mode is not available if High-speed mode is selected.

After the master initiates a START condition when writing into the Transmit Holding register (TWIHS\_THR), it sends a 7-bit slave address, configured in the Master Mode register (DADR in TWIHS\_MMR), to notify the slave device. The bit following the slave address indicates the transfer direction, 0 in this case (MREAD = 0 in TWIHS\_MMR).

The TWIHS transfers require the slave to acknowledge each received byte. During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. If the slave does not acknowledge the byte, then the Not Acknowledge flag (NACK) is set in the TWIHS Status Register (TWIHS\_SR) of the master and a STOP condition is sent. The NACK flag must be cleared by reading the TWIHS Status Register (TWIHS\_SR) before the next write into the TWIHS Transmit Holding Register (TWIHS\_THR). As with the other status bits, an interrupt can be generated if enabled in the Interrupt Enable register (TWIHS\_IER). If the slave acknowledges the byte, the data written in the TWIHS\_THR is then shifted in the internal shifter and transferred. When an acknowledge is detected, the TXRDY bit is set until a new write in the TWIHS\_THR.


TXRDY is used as Transmit Ready for the DMA transmit channel.

While no new data is written in the TWIHS\_THR, the serial clock line is tied low. When new data is written in the TWIHS\_THR, the SCL is released and the data is sent. Setting the STOP bit in TWIHS\_CR generates a STOP condition.


After a master write transfer, the serial clock line is stretched (tied low) as long as no new data is written in the TWIHS\_THR or until a STOP command is performed.

See [Figure 41-4](#), [Figure 41-5](#), and [Figure 41-6](#).


**Figure 41-4. Master Write with One Data Byte**



**Figure 41-5. Master Write with Multiple Data Bytes**



**Figure 41-6. Master Write with One Byte Internal Address and Multiple Data Bytes**



#### 41.6.3.4 Master Receiver Mode

Master receiver mode is not available if High-speed mode is selected.

The read sequence begins by setting the START bit. After the START condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction, 1 in this case (MREAD = 1 in TWIHS\_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the NACK bit in the TWIHS\_SR if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data (see Figure 41-7). When the RXRDY bit is set in the TWIHS\_SR, a character has been received in the Receive Holding register (TWIHS\_RHR). The RXRDY bit is reset when reading the TWIHS\_RHR.


When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See Figure 41-7. When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received (same condition applies for START bit to generate a REPEATED START). See Figure 41-8. For internal address usage, see Section 41.6.3.5 "Internal Address".

If TWIHS\_RHR is full (RXRDY high) and the master is receiving data, the serial clock line is tied low before receiving the last bit of the data and until the TWIHS\_RHR is read. Once the TWIHS\_RHR is read, the master stops stretching the serial clock line and ends the data reception. See Figure 41-9.


**Warning:** When receiving multiple bytes in Master read mode, if the next-to-last access is not read (the RXRDY flag remains high), the last access is not completed until TWIHS\_RHR is read. The last access stops on the next-to-last bit (clock stretching). When the TWIHS\_RHR is read, there is only half a bit period to send the STOP (or START) command, else another read access might occur (spurious access).

A possible workaround is to set the STOP (or START) bit before reading the TWIHS\_RHR on the next-to-last access (within IT handler).


**Figure 41-7. Master Read with One Data Byte**



**Figure 41-8. Master Read with Multiple Data Bytes**



**Figure 41-9. Master Read Clock Stretching with Multiple Data Bytes**



RXRDY is used as receive ready for the DMA receive channel.

#### 41.6.3.5 Internal Address

The TWIHS can perform transfers with 7-bit slave address devices and with 10-bit slave address devices.

##### 7-bit Slave Addressing

When addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or write) accesses to reach one or more data bytes, e.g. within a memory page location in a serial memory. When performing read operations with an internal address, the TWIHS performs a write operation to set the internal

address into the slave device, and then switch to Master receiver mode. Note that the second START condition (after sending the IADR) is sometimes called “repeated start” (Sr) in I<sup>2</sup>C fully-compatible devices. See [Figure 41-11](#).

See [Figure 41-10](#) and [Figure 41-12](#) for the master write operation with internal address.

The three internal address bytes are configurable through the Master Mode register (TWIHS\_MMR).


If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0.

[Table 41-6](#) shows the abbreviations used in [Figure 41-10](#) and [Figure 41-11](#).


**Table 41-6. Abbreviations**

Abbreviation	Definition
S	Start
Sr	Repeated Start
P	Stop
W	Write
R	Read
A	Acknowledge
NA	Not Acknowledge
DADR	Device Address
IADR	Internal Address

**Figure 41-10. Master Write with One, Two or Three Bytes Internal Address and One Data Byte**



**Figure 41-11. Master Read with One, Two or Three Bytes Internal Address and One Data Byte**



### 10-bit Slave Addressing

For a slave address higher than seven bits, configure the address size (IADRSZ) and set the other slave address bits in the Internal Address register (TWIHS\_IADR). The two remaining internal address bytes, IADR[15:8] and IADR[23:16], can be used the same way as in 7-bit slave addressing.




**Example:** Address a 10-bit device (10-bit device address is b1 b2 b3 b4 b5 b6 b7 b8 b9 b10)

1. Program IADRSZ = 1,
2. Program DADR with 1 1 1 1 0 b1 b2 (b1 is the MSB of the 10-bit address, b2, etc.)
3. Program TWIHS\_IADR with b3 b4 b5 b6 b7 b8 b9 b10 (b10 is the LSB of the 10-bit address)

Figure 41-12 shows a byte write to an Atmel AT24LC512 EEPROM. This demonstrates the use of internal addresses to access the device.

**Figure 41-12. Internal Address Usage**



#### 41.6.3.6 Repeated Start

In addition to Internal address mode, REPEATED START (Sr) can be generated manually by writing the START bit at the end of a transfer instead of the STOP bit. In such case, the parameters of the next transfer (direction, SADR, etc.) need to be set before writing the START bit at the end of the previous transfer.

See [Section 41.6.3.11](#) for detailed flowcharts.

Note that generating a REPEATED START after a single data read is not supported.

#### 41.6.3.7 Bus Clear Command

The TWIHS can perform a Bus Clear command:

1. Configure the Master mode (DADR, CKDIV, etc.).
2. Start the transfer by setting the CLEAR bit in the TWIHS\_CR.

#### 41.6.3.8 Using the DMA Controller (DMAC) in Master Mode

The use of the DMA significantly reduces the CPU load.

To ensure correct implementation, follow the programming sequences below:

##### Data Transmit with the DMA in Master Mode

The DMA transfer size must be defined with the buffer size minus 1. The remaining character must be managed without DMA to ensure that the exact number of bytes are transmitted regardless of system bus latency conditions during the end of the buffer transfer period.

1. Initialize the DMA (channels, memory pointers, size -1, etc.);
2. Configure the Master mode (DADR, CKDIV, MREAD = 0, etc.) or Slave mode.
3. Enable the DMA.
4. Wait for the DMA status flag indicating that the buffer transfer is complete.
5. Disable the DMA.
6. Wait for the TXRDY flag in TWIHS\_SR.
7. Set the STOP bit in TWIHS\_CR.
8. Write the last character in TWIHS\_THR.
9. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS\_SR.

##### Data Receive with the DMA in Master Mode

The DMA transfer size must be defined with the buffer size minus 2. The two remaining characters must be managed without DMA to ensure that the exact number of bytes are received regardless of system bus latency conditions encountered during the end of buffer transfer period.

1. Initialize the DMA (channels, memory pointers, size -2, etc.);
2. Configure the Master mode (DADR, CKDIV, MREAD = 1, etc.) or Slave mode.
3. Enable the DMA.
4. (Master Only) Write the START bit in the TWIHS\_CR to start the transfer.
5. Wait for the DMA status flag indicating that the buffer transfer is complete.
6. Disable the DMA.
7. Wait for the RXRDY flag in the TWIHS\_SR.
8. Set the STOP bit in TWIHS\_CR.
9. Read the penultimate character in TWIHS\_RHR.
10. Wait for the RXRDY flag in the TWIHS\_SR.
11. Read the last character in TWIHS\_RHR.
12. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS\_SR.

#### 41.6.3.9 SMBus Mode

SMBus mode is enabled when a one is written to the SMEN bit in the TWIHS\_CR. SMBus mode operation is similar to I<sup>2</sup>C operation with the following exceptions:

1. Only 7-bit addressing can be used.
2. The SMBus standard describes a set of timeout values to ensure progress and throughput on the bus. These timeout values must be programmed into TWIHS\_SMBTR.
3. Transmissions can optionally include a CRC byte, called Packet Error Check (PEC).
4. A dedicated bus line, SMBALERT, allows a slave to get a master attention.
5. A set of addresses has been reserved for protocol handling, such as alert response address (ARA) and host header (HH) address. Address matching on these addresses can be enabled by configuring the TWIHS\_CR.

#### Packet Error Checking

Each SMBus transfer can optionally end with a CRC byte, called the PEC byte. Writing a one to the PECEN bit in TWIHS\_CR enables automatic PEC handling in the current transfer. Transfers with and without PEC can be intermixed in the same system, since some slaves may not support PEC. The PEC LFSR is always updated on every bit transmitted or received, so that PEC handling on combined transfers is correct.

In Master transmitter mode, the master calculates a PEC value and transmits it to the slave after all data bytes have been transmitted. Upon reception of this PEC byte, the slave compares it to the PEC value it has computed itself. If the values match, the data was received correctly, and the slave returns an ACK to the master. If the PEC values differ, data was corrupted, and the slave returns a NACK value. Some slaves may not be able to check the received PEC in time to return a NACK if an error occurred. In this case, the slave should always return an ACK after the PEC byte, and another method must be used to verify that the transmission was received correctly.

In Master receiver mode, the slave calculates a PEC value and transmits it to the master after all data bytes have been transmitted. Upon reception of this PEC byte, the master compares it to the PEC value it has computed itself. If the values match, the data was received correctly. If the PEC values differ, data was corrupted, and the PECERR bit in TWIHS\_SR is set. In Master receiver mode, the PEC byte is always followed by a NACK transmitted by the master, since it is the last byte in the transfer.

In combined transfers, the PECRQ bit should only be set in the last of the combined transfers.

Consider the following transfer:

S, ADR+W, COMMAND\_BYTE, ACK, SR, ADR+R, DATA\_BYTE, ACK, PEC\_BYTE, NACK, P

See [Section 41.6.3.11](#) for detailed flowcharts.

### Timeouts


The TLOWS and TLOWM fields in TWIHS\_SMBTR configure the SMBus timeout values. If a timeout occurs, the master transmits a STOP condition and leaves the bus. The TOUT bit is also set in TWIHS\_SR.

#### 41.6.3.10 SMBus Quick Command (Master Mode Only)

The TWIHS can perform a quick command:

1. Configure the Master mode (DADR, CKDIV, etc).
2. Write the MREAD bit in the TWIHS\_MMR at the value of the one-bit command to be sent.
3. Start the transfer by setting the QUICK bit in the TWIHS\_CR.

**Figure 41-13. SMBus Quick Command**



#### 41.6.3.11 Read/Write Flowcharts

The flowcharts give examples for read and write operations. A polling or interrupt method can be used to check the status bits. The interrupt method requires that TWIHS\_IER be configured first.

Figure 41-14. TWIHS Write Operation with Single Data Byte without Internal Address




Figure 41-15. TWIHS Write Operation with Single Data Byte and Internal Address




Figure 41-16. TWIHS Write Operation with Multiple Data Bytes with or without Internal Address




Figure 41-17. SMBus Write Operation with Multiple Data Bytes with or without Internal Address and PEC Sending




Figure 41-18. SMBus Write Operation with Multiple Data Bytes with PEC and Alternative Command Mode






Figure 41-19. TWIHS Write Operation with Multiple Data Bytes and Read Operation with Multiple Data Bytes (Sr)




Figure 41-20. TWIHS Write Operation with Multiple Data Bytes + Read Operation and Alternative Command Mode + PEC




Figure 41-21. TWIHS Read Operation with Single Data Byte without Internal Address




Figure 41-22. TWIHS Read Operation with Single Data Byte and Internal Address




Figure 41-23. TWIHS Read Operation with Multiple Data Bytes with or without Internal Address




Figure 41-24. TWIHS Read Operation with Multiple Data Bytes with or without Internal Address with PEC




Figure 41-25. TWIHS Read Operation with Multiple Data Bytes with Alternative Command Mode with PEC




Figure 41-26. TWIHS Read Operation with Multiple Data Bytes + Write Operation with Multiple Data Bytes (Sr)







Figure 41-27. TWIHS Read Operation with Multiple Data Bytes + Write with Alternative Command Mode with PEC



## 41.6.4 Multi-master Mode

### 41.6.4.1 Definition

In Multi-master mode, more than one master may handle the bus at the same time without data corruption by using arbitration.

Arbitration starts as soon as two or more masters place information on the bus at the same time, and stops (arbitration is lost) for the master that intends to send a logical one while the other master sends a logical zero.

As soon as arbitration is lost by a master, it stops sending data and listens to the bus in order to detect a stop. When the stop is detected, the master that has lost arbitration may put its data on the bus by respecting arbitration.

Arbitration is illustrated in [Figure 41-29](#).

### 41.6.4.2 Different Multi-master Modes

Two multi-master modes may be distinguished:

1. The TWIHS is considered as a master only and is never addressed.
2. The TWIHS may be either a master or a slave and may be addressed.

Note: Arbitration is supported in both multi-master modes.

#### TWIHS as Master Only

In this mode, the TWIHS is considered as a master only (MSEN is always at one) and must be driven like a master with the ARBLST (Arbitration Lost) flag in addition.

If arbitration is lost (ARBLST = 1), the user must reinitiate the data transfer.

If starting a transfer (ex.: DADR + START + W + Write in THR) and if the bus is busy, the TWIHS automatically waits for a STOP condition on the bus to initiate the transfer (see [Figure 41-28](#)).

Note: The state of the bus (busy or free) is not indicated in the user interface.

#### TWIHS as Master or Slave


The automatic reversal from master to slave is not supported in case of a lost arbitration.

Then, in the case where TWIHS may be either a master or a slave, the user must manage the pseudo Multi-master mode described in the steps below:


1. Program the TWIHS in Slave mode (SADR + MSDIS + SVEN) and perform a slave access (if TWIHS is addressed).
2. If the TWIHS has to be set in Master mode, wait until TXCOMP flag is at 1.
3. Program the Master mode (DADR + SVDIS + MSEN) and start the transfer (ex: START + Write in THR).
4. As soon as the Master mode is enabled, the TWIHS scans the bus in order to detect if it is busy or free. When the bus is considered free, the TWIHS initiates the transfer.
5. As soon as the transfer is initiated and until a STOP condition is sent, the arbitration becomes relevant and the user must monitor the ARBLST flag.
6. If the arbitration is lost (ARBLST is set to 1), the user must program the TWIHS in Slave mode in case the master that won the arbitration needs to access the TWIHS.
7. If the TWIHS has to be set in Slave mode, wait until the TXCOMP flag is at 1 and then program the Slave mode.

Note: If the arbitration is lost and the TWIHS is addressed, the TWIHS does not acknowledge, even if it is programmed in Slave mode as soon as ARBLST is set to 1. Then the master must repeat SADR.

**Figure 41-28. User Sends Data While the Bus is Busy**




**Figure 41-29. Arbitration Cases**



The flowchart shown in [Figure 41-30](#) gives an example of read and write operations in Multi-master mode.

Figure 41-30. Multi-master Flowchart



## 41.6.5 Slave Mode

### 41.6.5.1 Definition

Slave mode is defined as a mode where the device receives the clock and the address from another device called the master.

In this mode, the device never initiates and never completes the transmission (START, REPEATED\_START and STOP conditions are always provided by the master).

### 41.6.5.2 Programming Slave Mode

The following fields must be programmed before entering Slave mode:

1. TWIHS\_SMR.SADR: The slave device address is used in order to be accessed by master devices in Read or Write mode.
2. (Optional) TWIHS\_SMR.MASK can be set to mask some SADR address bits and thus allow multiple address matching.
3. TWIHS\_CR.MSDIS: Disables the Master mode.
4. TWIHS\_CR.SVEN: Enables the Slave mode.

As the device receives the clock, values written in TWIHS\_CWGR are ignored.

### 41.6.5.3 Receiving Data

After a START or REPEATED START condition is detected, and if the address sent by the master matches the slave address programmed in the SADR (Slave Address) field, the SVACC (Slave Access) flag is set and SVREAD (Slave Read) indicates the direction of the transfer.

SVACC remains high until a STOP condition or a REPEATED START is detected. When such a condition is detected, the EOSACC (End Of Slave Access) flag is set.

#### Read Sequence

In the case of a read sequence (SVREAD is high), the TWIHS transfers data written in the TWIHS\_THR (TWIHS Transmit Holding Register) until a STOP condition or a REPEATED\_START + an address different from SADR is detected. Note that at the end of the read sequence TXCOMP (Transmission Complete) flag is set and SVACC reset.

As soon as data is written in the TWIHS\_THR, TXRDY (Transmit Holding Register Ready) flag is reset, and it is set when the internal shifter is empty and the sent data acknowledged or not. If the data is not acknowledged, the NACK flag is set.

Note that a STOP or a REPEATED START always follows a NACK.

See [Figure 41-31](#).

#### Write Sequence

In the case of a write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWIHS\_RHR (TWIHS Receive Holding Register). RXRDY is reset when reading the TWIHS\_RHR.

The TWIHS continues receiving data until a STOP condition or a REPEATED\_START + an address different from SADR is detected. Note that at the end of the write sequence TXCOMP flag is set and SVACC reset.

See [Figure 41-32](#).

#### Clock Stretching Sequence

If TWIHS\_THR or TWIHS\_RHR is not written/read in time, the TWIHS performs a clock stretching.

Clock stretching information is given by the SCLWS (Clock Wait State) bit.

See [Figure 41-34](#) and [Figure 41-35](#).

Note: Clock stretching can be disabled by configuring the SCLWSDIS bit in the TWIHS\_SMR. In that case, the UNRE and OVRE flags indicate an underrun (when TWIHS\_THR is not filled on time) or an overrun (when TWIHS\_RHR is not read on time).

### General Call

In the case where a GENERAL CALL is performed, the GACC (General Call Access) flag is set.

After GACC is set, the user must interpret the meaning of the GENERAL CALL and decode the new address programming sequence.

See [Figure 41-33](#).

#### 41.6.5.4 Data Transfer

##### Read Operation

The Read mode is defined as a data requirement from the master.


After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, the TWIHS continues sending data loaded in the TWIHS\_THR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

[Figure 41-31](#) describes the read operation.

**Figure 41-31. Read Access Ordered by a Master**



- Notes:
1. When SVACC is low, the state of SVREAD becomes irrelevant.
  2. TXRDY is reset when data has been transmitted from TWIHS\_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.

##### Write Operation

The Write mode is defined as a data transmission from the master.


After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).

Until a STOP or REPEATED START condition is detected, the TWIHS stores the received data in the TWIHS\_RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

[Figure 41-32](#) describes the write operation.

**Figure 41-32. Write Access Ordered by a Master**



- Notes:
1. When SVACC is low, the state of SVREAD becomes irrelevant.
  2. RXRDY is set when data has been transmitted from the internal shifter to the TWIHS\_RHR and reset when this data is read.

### General Call

The general call is performed in order to change the address of the slave.


If a GENERAL CALL is detected, GACC is set.

After the detection of general call, decode the commands that follow.

In case of a WRITE command, decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 41-33 describes the general call access.

**Figure 41-33. Master Performs a General Call**



Note: This method allows the user to create a personal programming sequence by choosing the programming bytes and the number of them. The programming sequence has to be provided to the master.

### Clock Stretching

In both Read and Write modes, it may occur that TWIHS\_THR/TWIHS\_RHR buffer is not filled/emptied before the transmission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching mechanism is implemented.


Note: Clock stretching can be disabled by setting the SCLWSDIS bit in the TWIHS\_SMR. In that case the UNRE and OVRE flags indicate an underrun (when TWIHS\_THR is not filled on time) or an overrun (when TWIHS\_RHR is not read on time).

### Clock Stretching in Read Mode

The clock is tied low if the internal shifter is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the internal shifter is loaded.

Figure 41-34 describes the clock stretching in Read mode.

**Figure 41-34. Clock Stretching in Read Mode**




- Notes:
1. TXRDY is reset when data has been written in the TWIHS\_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.
  2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED\_START + an address different from SADR.
  3. SCLWS is automatically set when the clock stretching mechanism is started.

**Clock Stretching in Write Mode**

The clock is tied low if the internal shifter and the TWIHS\_RHR is full. If a STOP or REPEATED\_START condition was not detected, it is tied low until TWIHS\_RHR is read.

Figure 41-35 describes the clock stretching in Write mode.

**Figure 41-35. Clock Stretching in Write Mode**



- Notes:
1. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED\_START + an address different from SADR.
  2. SCLWS is automatically set when the clock stretching mechanism is started and automatically reset when the mechanism is finished.




## Reversal after a Repeated Start

### Reversal of Read to Write

The master initiates the communication by a read command and finishes it by a write command.

Figure 41-36 describes the REPEATED START and the reversal from Read mode to Write mode.

**Figure 41-36. Repeated Start and Reversal from Read Mode to Write Mode**




Note: 1. TXCOMP is only set at the end of the transmission. This is because after the REPEATED START, SADR is detected again.

### Reversal of Write to Read

The master initiates the communication by a write command and finishes it by a read command. Figure 41-37 describes the REPEATED START and the reversal from Write mode to Read mode.

**Figure 41-37. Repeated Start and Reversal from Write Mode to Read Mode**



Notes: 1. In this case, if TWIHS\_THR has not been written at the end of the read command, the clock is automatically stretched before the ACK.  
2. TXCOMP is only set at the end of the transmission. This is because after the REPEATED START, SADR is detected again.

#### 41.6.5.5 Using the DMA Controller (DMAC) in Slave Mode

The use of the DMAC significantly reduces the CPU load.

#### Data Transmit with the DMA in Slave Mode

The following procedure shows an example to transmit data with DMA.

1. Initialize the transmit DMA (memory pointers, transfer size, etc).
2. Configure the Slave mode.
3. Enable the DMA.
4. Wait for the DMA status flag indicating that the buffer transfer is complete.
5. Disable the DMA.
6. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS\_SR.

#### Data Receive with the DMA in Slave Mode

The following procedure shows an example to transmit data with DMA where the number of characters to receive is known.

7. Initialize the DMA (channels, memory pointers, size, etc.).
8. Configure the Slave mode.
9. Enable the DMA.
10. Wait for the DMA status flag indicating that the buffer transfer is complete.
11. Disable the DMA.
12. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS\_SR.

#### 41.6.5.6 SMBus Mode

SMBus mode is enabled when a one is written to the SMEN bit in the TWIHS\_CR. SMBus mode operation is similar to I<sup>2</sup>C operation with the following exceptions:

- Only 7-bit addressing can be used.
- The SMBus standard describes a set of timeout values to ensure progress and throughput on the bus. These timeout values must be programmed into the TWIHS\_SMBTR.
- Transmissions can optionally include a CRC byte, called Packet Error Check (PEC).
- A dedicated bus line, SMBALERT, allows a slave to get a master attention.
- A set of addresses have been reserved for protocol handling, such as alert response address (ARA) and host header (HH) address. Address matching on these addresses can be enabled by configuring the TWIHS\_CR.

#### Packet Error Checking

Each SMBus transfer can optionally end with a CRC byte, called the PEC byte. Writing a one to the PECEN bit in TWIHS\_CR sends/checks the PEC field in the current transfer. The PEC generator is always updated on every bit transmitted or received, so that PEC handling on the following linked transfers is correct.

In Slave receiver mode, the master calculates a PEC value and transmits it to the slave after all data bytes have been transmitted. Upon reception of this PEC byte, the slave compares it to the PEC value it has computed itself. If the values match, the data was received correctly, and the slave returns an ACK to the master. If the PEC values differ, data was corrupted, and the slave returns a NACK value. The PECERR bit in TWIHS\_SR is set automatically if a PEC error occurred.

In Slave transmitter mode, the slave calculates a PEC value and transmits it to the master after all data bytes have been transmitted. Upon reception of this PEC byte, the master compares it to the PEC value it has computed itself. If the values match, the data was received correctly. If the PEC values differ, data was corrupted, and the master must take appropriate action.

See [Section 41.6.5.9 "Slave Read Write Flowcharts"](#) for detailed flowcharts.

#### Timeouts

The TWIHS SMBus Timing Register (TWIHS\_SMBTR) configures the SMBus timeout values. If a timeout occurs, the slave leaves the bus. The TOUT bit is also set in TWIHS\_SR.

### 41.6.5.7 High-Speed Slave Mode

High-speed mode is enabled when a one is written to the HSEN bit in the TWIHS\_CR. Furthermore, the analog pad filter must be enabled, a one must be written to the PADFEN bit in the TWIHS\_FILTR and the FILT bit must be cleared. TWIHS High-speed mode operation is similar to TWI operation with the following exceptions:

1. A master code is received first at normal speed before entering High-speed mode period.
2. When TWIHS High-speed mode is active, clock stretching is only allowed after acknowledge (ACK), not-acknowledge (NACK), START (S) or REPEATED START (Sr) (as consequence OVF may happen).

TWIHS High-speed mode allows transfers of up to 3.4 Mbit/s.

The TWIHS slave in High-speed mode requires that slave clock stretching is disabled (SCLWSDIS bit at '1'). The peripheral clock must run at a minimum of 11 MHz.

Note: When slave clock stretching is disabled, the TWIHS\_RHR must always be read before receiving the next data (MASTER write frame). It is strongly recommended to use either the polling method on the RXRDY flag in TWIHS\_SR, or the DMA. If the receive is managed by an interrupt, the TWIHS interrupt priority must be set to the right level and its latency minimized to avoid receive overrun.

Note: When slave clock stretching is disabled, the TWIHS\_THR must be filled with the first data to send before the beginning of the frame (MASTER read frame). It is strongly recommended to use either the polling method on the TXRDY flag in TWIHS\_SR, or the DMA. If the transmit is managed by an interrupt, the TWIHS interrupt priority must be set to the right level and its latency minimized to avoid transmit underrun.


#### Read/Write Operation

A TWIHS high-speed frame always begins with the following sequence:

1. START condition (S)
2. Master Code (0000 1XXX)
3. Not-acknowledge (NACK)

When the TWIHS is programmed in Slave mode and TWIHS High-speed mode is activated, master code matching is activated and internal timings are set to match the TWIHS High-speed mode requirements.

Figure 41-38. High-Speed Mode Read/Write



#### Usage

TWIHS High-speed mode usage is the same as the standard TWI (See [Section 41.6.3.11 "Read/Write Flowcharts"](#)).

### 41.6.5.8 Asynchronous Partial Wake-up (SleepWalking)

The TWIHS includes an asynchronous start condition detector. It is capable of waking the device up from a Sleep mode upon an address match (and optionally an additional data match), including Sleep modes where the TWIHS peripheral clock is stopped.


After detecting the START condition on the bus, the TWIHS stretches TWCK until the TWIHS peripheral clock has started. The time required for starting the TWIHS depends on which Sleep mode the device is in. After the TWIHS peripheral clock has started, the TWIHS releases its TWCK stretching and receives one byte of data (slave address) on the bus. At this time, only a limited part of the device, including the TWIHS module, receives a clock, thus saving power. If the address phase causes a TWIHS address match (and, optionally, if the first data byte causes data match as well), the entire device is waked and normal TWIHS address matching actions are performed. Normal TWIHS transfer then follows. If the TWIHS is not addressed (or if the optional data match fails), the TWIHS peripheral clock is automatically stopped and the device returns to its original Sleep mode.

The TWIHS has the capability to match on more than one address. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS\_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS\_SWMR. The SleepWalking matching process can be extended to the first received data byte if DATAMEN bit in TWIHS\_SMR is set and, in this case, a complete matching includes address matching and first received data matching. The field DATAM in TWIHS\_SWMR configures the data to match on the first received byte.


When the system is in Active mode and the TWIHS enters Asynchronous partial wake-up mode, the flag SVACC must be programmed as the unique source of the TWIHS interrupt and the data match comparison must be disabled.

When the system exits Wait mode as the result of a matching condition, the SVACC flag is used to determine if the TWIHS is the source of exit.


**Figure 41-39. Address Match Only (Data Matching Disabled)**




**Figure 41-40. No Address Match (Data Matching Disabled)**



**Figure 41-41. Address Match and Data Match (Data Matching Enabled)**



**Figure 41-42. Address Match and No Data Match (Data Matching Enabled)**



#### 41.6.5.9 Slave Read Write Flowcharts

The flowchart shown in [Figure 41-43](#) gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the Interrupt Enable Register (TWIHS\_IER) be configured first.

Figure 41-43. Read Write Flowchart in Slave Mode




Figure 41-44. Read Write Flowchart in Slave Mode with SMBus PEC







Figure 41-45. Read Write Flowchart in Slave Mode with SMBus PEC and Alternative Command Mode



#### 41.6.6 TWIHS Comparison Function on Received Character

The comparison function differs if asynchronous partial wake-up (SleepWalking) is enabled or not.

If asynchronous partial wake-up is disabled (refer to [Section 29. "Power Management Controller \(PMC\)"](#)), the TWIHS can extend the address matching on up to three slave addresses. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS\_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS\_SWMR. The DATAMEN bit in the TWIHS\_SMR has no effect.

The SVACC bit is set when there is a comparison match with the received slave address.

### 41.6.7 Register Write Protection

To prevent any single software error from corrupting TWIHS behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [TWIHS Write Protection Mode Register](#) (TWIHS\_WPMR).

If a write access to a write-protected register is detected, the WPVS bit in the [TWIHS Write Protection Status Register](#) (TWIHS\_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the TWIHS\_WPSR.

The following register(s) can be write-protected:

- [TWIHS Slave Mode Register](#)
- [TWIHS Clock Waveform Generator Register](#)
- [TWIHS SMBus Timing Register](#)
- [TWIHS SleepWalking Matching Register](#)

## 41.7 Two-wire Interface High Speed (TWIHS) User Interface

Table 41-7. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TWIHS_CR	Write-only	–
0x04	Master Mode Register	TWIHS_MMR	Read/Write	0x00000000
0x08	Slave Mode Register	TWIHS_SMR	Read/Write	0x00000000
0x0C	Internal Address Register	TWIHS_IADR	Read/Write	0x00000000
0x10	Clock Waveform Generator Register	TWIHS_CWGR	Read/Write	0x00000000
0x14–0x1C	Reserved	–	–	–
0x20	Status Register	TWIHS_SR	Read-only	0x0300F009
0x24	Interrupt Enable Register	TWIHS_IER	Write-only	–
0x28	Interrupt Disable Register	TWIHS_IDR	Write-only	–
0x2C	Interrupt Mask Register	TWIHS_IMR	Read-only	0x00000000
0x30	Receive Holding Register	TWIHS_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWIHS_THR	Write-only	0x00000000
0x38	SMBus Timing Register	TWIHS_SMBTR	Read/Write	0x00000000
0x3C	Reserved	–	–	–
0x40	Reserved	–	–	–
0x44	Filter Register	TWIHS_FILTR	Read/Write	0x00000000
0x48	Reserved	–	–	–
0x4C	SleepWalking Matching Register	TWIHS_SWMR	Read/Write	0x00000000
0x50–0xCC	Reserved	–	–	–
0x0D0	Reserved	–	–	–
0xD4–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	TWIHS_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	TWIHS_WPSR	Read-only	0x00000000
0xEC–0xFC <sup>(1)</sup>	Reserved	–	–	–
0x100–0x128	Reserved	–	–	–

Note: 1. All unlisted offset values are considered as “reserved”.

### 41.7.1 TWIHS Control Register

**Name:** TWIHS\_CR

**Address:** 0x40018000 (0), 0x4001C000 (1), 0x40060000 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CLEAR	PECRQ	PECDIS	PECEN	SMBDIS	SMBEN	HSDIS	HSEN
7	6	5	4	3	2	1	0
SWRST	QUICK	SVDIS	SVEN	MSDIS	MSEN	STOP	START

- **START: Send a START Condition**

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the TWIHS Master Mode Register (TWIHS\_MMR).

This action is necessary when the TWIHS peripheral needs to read data from a slave. When configured in Master mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWIHS\_THR).

- **STOP: Send a STOP Condition**

0: No effect.

1: STOP Condition is sent just after completing the current byte transmission in Master read mode.

- In single data byte master read, the START and STOP must both be set.
- In multiple data bytes master read, the STOP must be set after the last data received but one.
- In Master read mode, if a NACK bit is received, the STOP is automatically performed.
- In master data write operation, a STOP condition is sent after the transmission of the current data is finished.

- **MSEN: TWIHS Master Mode Enabled**

0: No effect.

1: Enables the Master mode (MSDIS must be written to 0).

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

- **MSDIS: TWIHS Master Mode Disabled**

0: No effect.

1: The Master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.

- **SVEN: TWIHS Slave Mode Enabled**

0: No effect.

1: Enables the Slave mode (SVDIS must be written to 0).

Note: Switching from Master to Slave mode is only permitted when TXCOMP = 1.

- **SVDIS: TWIHS Slave Mode Disabled**

0: No effect.

1: The Slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling.

- **QUICK: SMBus Quick Command**

0: No effect.

1: If Master mode is enabled, a SMBus Quick Command is sent.

- **SWRST: Software Reset**

0: No effect.

1: Equivalent to a system reset.

- **HSEN: TWIHS High-Speed Mode Enabled**

0: No effect.

1: High-speed mode enabled.

- **HSDIS: TWIHS High-Speed Mode Disabled**

0: No effect.

1: High-speed mode disabled.

- **SMBEN: SMBus Mode Enabled**

0: No effect.

1: If SMBDIS = 0, SMBus mode enabled.

- **SMBDIS: SMBus Mode Disabled**

0: No effect.

1: SMBus mode disabled.

- **PECEN: Packet Error Checking Enable**

0: No effect.

1: SMBus PEC (CRC) generation and check enabled.

- **PECDIS: Packet Error Checking Disable**

0: No effect.

1: SMBus PEC (CRC) generation and check disabled.

- **PECRQ: PEC Request**

0: No effect.

1: A PEC check or transmission is requested.

- **CLEAR: Bus CLEAR Command**

0: No effect.

1: If Master mode is enabled, send a bus clear command.

## 41.7.2 TWIHS Master Mode Register

**Name:** TWIHS\_MMR

**Address:** 0x40018004 (0), 0x4001C004 (1), 0x40060004 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	DADR						
15	14	13	12	11	10	9	8
–	–	–	MREAD	–	–	IADRSZ	
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

### • IADRSZ: Internal Device Address Size

Value	Name	Description
0	NONE	No internal device address
1	1_BYTE	One-byte internal device address
2	2_BYTE	Two-byte internal device address
3	3_BYTE	Three-byte internal device address

### • MREAD: Master Read Direction

0: Master write direction.

1: Master read direction.

### • DADR: Device Address

The device address is used to access slave devices in Read or Write mode. These bits are only used in Master mode.

### 41.7.3 TWIHS Slave Mode Register

**Name:** TWIHS\_SMR

**Address:** 0x40018008 (0), 0x4001C008 (1), 0x40060008 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
DATAMEN	SADR3EN	SADR2EN	SADR1EN	–	–	–	–
23	22	21	20	19	18	17	16
–	SADR						
15	14	13	12	11	10	9	8
–	MASK						
7	6	5	4	3	2	1	0
–	SCLWSDIS	–	–	SMHH	SMDA	–	NACKEN

This register can only be written if the WPEN bit is cleared in the [TWIHS Write Protection Mode Register](#).

- **NACKEN: Slave Receiver Data Phase NACK enable**

0: Normal value to be returned in the ACK cycle of the data phase in Slave receiver mode.

1: NACK value to be returned in the ACK cycle of the data phase in Slave receiver mode.

- **SMDA: SMBus Default Address**

0: Acknowledge of the SMBus default address disabled.

1: Acknowledge of the SMBus default address enabled.

- **SMHH: SMBus Host Header**

0: Acknowledge of the SMBus host header disabled.

1: Acknowledge of the SMBus host header enabled.

- **SCLWSDIS: Clock Wait State Disable**

0: No effect.

1: Clock stretching disabled in Slave mode, OVRE and UNRE indicate an overrun/underrun.

- **MASK: Slave Address Mask**

A mask can be applied on the slave device address in Slave mode in order to allow multiple address answer. For each bit of the MASK field set to 1, the corresponding SADR bit is masked.

If MASK field value is 0, no mask is applied to the SADR field.

- **SADR: Slave Address**

The slave device address is used in Slave mode in order to be accessed by master devices in Read or Write mode.

SADR must be programmed before enabling the Slave mode or after a general call. Writes at other times have no effect.

- **SADR1EN: Slave Address 1 Enable**

0: Slave address 1 matching is disabled.

1: Slave address 1 matching is enabled.



- **SADR2EN: Slave Address 2 Enable**

0: Slave address 2 matching is disabled.

1: Slave address 2 matching is enabled.

- **SADR3EN: Slave Address 3 Enable**

0: Slave address 3 matching is disabled.

1: Slave address 3 matching is enabled.

- **DATAMEN: Data Matching Enable**

0: Data matching on first received data is disabled.

1: Data matching on first received data is enabled.

#### 41.7.4 TWIHS Internal Address Register

**Name:** TWIHS\_IADR

**Address:** 0x4001800C (0), 0x4001C00C (1), 0x4006000C (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IADR							
15	14	13	12	11	10	9	8
IADR							
7	6	5	4	3	2	1	0
IADR							

- **IADR: Internal Address**

0, 1, 2 or 3 bytes depending on IADRSZ.

## 41.7.5 TWIHS Clock Waveform Generator Register

**Name:** TWIHS\_CWGR

**Address:** 0x40018010 (0), 0x4001C010 (1), 0x40060010 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	HOLD				
23	22	21	20	19	18	17	16
–	–	–	–	–	CKDIV		
15	14	13	12	11	10	9	8
CHDIV							
7	6	5	4	3	2	1	0
CLDIV							

This register can only be written if the WPEN bit is cleared in the [TWIHS Write Protection Mode Register](#).

TWIHS\_CWGR is used in Master mode only.

- **CLDIV: Clock Low Divider**

The SCL low period is defined as follows:

$$t_{\text{low}} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 3) \times t_{\text{peripheral clock}}$$

- **CHDIV: Clock High Divider**

The SCL high period is defined as follows:

$$t_{\text{high}} = ((\text{CHDIV} \times 2^{\text{CKDIV}}) + 3) \times t_{\text{peripheral clock}}$$

- **CKDIV: Clock Divider**

The CKDIV is used to increase both SCL high and low periods.

- **HOLD: TWD Hold Time Versus TWCK Falling**

If High-speed mode is selected TWD is internally modified on the TWCK falling edge to meet the I2C specified maximum hold time, else if High-speed mode is not configured TWD is kept unchanged after TWCK falling edge for a period of  $(\text{HOLD} + 3) \times t_{\text{peripheral clock}}$ .

## 41.7.6 TWIHS Status Register

**Name:** TWIHS\_SR

**Address:** 0x40018020 (0), 0x4001C020 (1), 0x40060020 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	SDA	SCL
23	22	21	20	19	18	17	16
–	–	SMBHBM	SMBDAM	PECERR	TOUT	–	MACK
15	14	13	12	11	10	9	8
–	–	–	–	EOSACC	SCLWS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	SVREAD	TXRDY	RXRDY	TXCOMP

- **TXCOMP: Transmission Completed (cleared by writing TWIHS\_THR)**

TXCOMP used in Master mode:

0: During the length of the current frame.

1: When both holding register and internal shifter are empty and STOP condition has been sent.

*TXCOMP behavior in Master mode* can be seen in [Figure 41-6](#) and in [Figure 41-8](#).

TXCOMP used in Slave mode:

0: As soon as a START is detected.

1: After a STOP or a REPEATED START + an address different from SADR is detected.

*TXCOMP behavior in Slave mode* can be seen in [Figure 41-34](#), [Figure 41-35](#), [Figure 41-36](#) and [Figure 41-37](#).

- **RXRDY: Receive Holding Register Ready (cleared by reading TWIHS\_RHR)**

0: No character has been received since the last TWIHS\_RHR read operation.

1: A byte has been received in the TWIHS\_RHR since the last read.

*RXRDY behavior in Master mode* can be seen in [Figure 41-7](#), [Figure 41-8](#) and [Figure 41-9](#).

*RXRDY behavior in Slave mode* can be seen in [Figure 41-32](#), [Figure 41-35](#), [Figure 41-36](#) and [Figure 41-37](#).

- **TXRDY: Transmit Holding Register Ready (cleared by writing TWIHS\_THR)**

TXRDY used in Master mode:

0: The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into TWIHS\_THR.

1: As soon as a data byte is transferred from TWIHS\_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWIHS).

*TXRDY behavior in Master mode* can be seen in [Figure 41-4](#), [Figure 41-5](#) and [Figure 41-6](#).

TXRDY used in Slave mode:

0: As soon as data is written in the TWIHS\_THR, until this data has been transmitted and acknowledged (ACK or NACK).

1: Indicates that the TWIHS\_THR is empty and that data has been transmitted and acknowledged.

If TXRDY is high and if a NACK has been detected, the transmission is stopped. Thus when TRDY = NACK = 1, the user must not fill TWIHS\_THR to avoid losing it.

*TXRDY behavior in Slave mode* can be seen in [Figure 41-31](#), [Figure 41-34](#), [Figure 41-36](#) and [Figure 41-37](#).

- **SVREAD: Slave Read**

This bit is used in Slave mode only. When SVACC is low (no slave access has been detected) SVREAD is irrelevant.

0: Indicates that a write access is performed by a master.

1: Indicates that a read access is performed by a master.

*SVREAD behavior* can be seen in [Figure 41-31](#), [Figure 41-32](#), [Figure 41-36](#) and [Figure 41-37](#).

- **SVACC: Slave Access**

This bit is used in Slave mode only.

0: TWIHS is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected.

1: Indicates that the address decoding sequence has matched (A master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected.

*SVACC behavior* can be seen in [Figure 41-31](#), [Figure 41-32](#), [Figure 41-36](#) and [Figure 41-37](#).

- **GACC: General Call Access (cleared on read)**

This bit is used in Slave mode only.

0: No general call has been detected.

1: A general call has been detected. After the detection of general call, if need be, the user may acknowledge this access and decode the following bytes and respond according to the value of the bytes.

*GACC behavior* can be seen in [Figure 41-33](#).

- **OVRE: Overrun Error (cleared on read)**

This bit is used only if clock stretching is disabled.

0: TWIHS\_RHR has not been loaded while RXRDY was set.

1: TWIHS\_RHR has been loaded while RXRDY was set. Reset by read in TWIHS\_SR when TXCOMP is set.

- **UNRE: Underrun Error (cleared on read)**

This bit is used only if clock stretching is disabled.

0: TWIHS\_THR has been filled on time.

1: TWIHS\_THR has not been filled on time.

- **NACK: Not Acknowledged (cleared on read)**

NACK used in Master mode:

0: Each data byte has been correctly received by the far-end side TWI slave component.

1: A data or address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP.

NACK used in Slave read mode:

0: Each data byte has been correctly received by the master.

1: In Read mode, a data byte has not been acknowledged by the master. When NACK is set, the user must not fill TWIHS\_THR even if TXRDY is set, because it means that the master stops the data transfer or re-initiate it.

Note that in Slave write mode all data are acknowledged by the TWIHS.

- **ARBLST: Arbitration Lost (cleared on read)**

This bit is used in Master mode only.

0: Arbitration won.

1: Arbitration lost. Another master of the TWI bus has won the multi-master arbitration. TXCOMP is set at the same time.

- **SCLWS: Clock Wait State**

This bit is used in Slave mode only.

0: The clock is not stretched.

1: The clock is stretched. TWIHS\_THR / TWIHS\_RHR buffer is not filled / emptied before the transmission / reception of a new character.

*SCLWS behavior* can be seen in [Figure 41-34](#) and [Figure 41-35](#).

- **EOSACC: End Of Slave Access (cleared on read)**

This bit is used in Slave mode only.

0: A slave access is being performing.

1: The Slave Access is finished. End Of Slave Access is automatically set as soon as SVACC is reset.

*EOSACC behavior* can be seen in [Figure 41-36](#) and [Figure 41-37](#).

- **MACK: Master Code Acknowledge (cleared on read)**

MACK used in Slave mode:

0: No Master Code has been received since the last read of TWIHS\_SR.

1: A Master Code has been received since the last read of TWIHS\_SR.

- **TOUT: Timeout Error (cleared on read)**

0: No SMBus timeout occurred since the last read of TWIHS\_SR.

1: SMBus timeout occurred since the last read of TWIHS\_SR.

- **PECERR: PEC Error (cleared on read)**

0: No SMBus PEC error occurred since the last read of TWIHS\_SR.

1: A SMBus PEC error occurred since the last read of TWIHS\_SR.

- **SMBDAM: SMBus Default Address Match (cleared on read)**

0: No SMBus Default Address received since the last read of TWIHS\_SR.

1: A SMBus Default Address was received since the last read of TWIHS\_SR.

- **SMBHHM: SMBus Host Header Address Match (cleared on read)**

0: No SMBus Host Header Address received since the last read of TWIHS\_SR.

1: A SMBus Host Header Address was received since the last read of TWIHS\_SR.

- **SCL: SCL Line Value**

0: SCL line sampled value is '0'.

1: SCL line sampled value is '1.'

- **SDA: SDA Line Value**

0: SDA line sampled value is '0'.

1: SDA line sampled value is '1'.

### 41.7.7 TWIHS SMBus Timing Register

**Name:** TWIHS\_SMBTR

**Address:** 0x40018038 (0), 0x4001C038 (1), 0x40060038 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
THMAX							
23	22	21	20	19	18	17	16
TLOWM							
15	14	13	12	11	10	9	8
TLOWS							
7	6	5	4	3	2	1	0
-	-	-	-	PRESC			

This register can only be written if the WPEN bit is cleared in the [TWIHS Write Protection Mode Register](#).

- **PRESC: SMBus Clock Prescaler**

Used to specify how to prescale the TLOWS, TLOWM and THMAX counters in SMBTR. Counters are prescaled according to the following formula:

$$f_{Prescaled} = \frac{f_{\text{peripheral clock}}}{2^{(PRESC+1)}}$$

- **TLOWS: Slave Clock Stretch Maximum Cycles**

0: TLOW:SEXT timeout check disabled.

1–255: Clock cycles in slave maximum clock stretch count. Prescaled by PRESC. Used to time TLOW:SEXT.

- **TLOWM: Master Clock Stretch Maximum Cycles**

0: TLOW:MEXT timeout check disabled.

1–255: Clock cycles in master maximum clock stretch count. Prescaled by PRESC. Used to time TLOW:MEXT.

- **THMAX: Clock High Maximum Cycles**

Clock cycles in clock high maximum count. Prescaled by PRESC. Used for bus free detection. Used to time THIGH:MAX.



## 41.7.8 TWIHS Filter Register

**Name:** TWIHS\_FILTR

**Address:** 0x40018044 (0), 0x4001C044 (1), 0x40060044 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	THRES		
7	6	5	4	3	2	1	0
–	–	–	–	–	PADFCFG	PADFEN	FILT

- **FILT: RX Digital Filter**

0: No filtering applied on TWIHS inputs.

1: TWIHS input filtering is active. (only in Standard and Fast modes)

Note: TWIHS digital input filtering follows a majority decision based on three samples from SDA/SCL lines at peripheral clock frequency.

- **PADFEN: PAD Filter Enable**

0: PAD analog filter is disabled.

1: PAD analog filter is enabled. (The analog filter must be enabled if High-speed mode is enabled.)

- **PADFCFG: PAD Filter Config**

Refer to [Section 54. "Electrical Characteristics"](#) for filter configuration details.

- **THRES: Digital Filter Threshold**

0: No filtering applied on TWIHS inputs.

1–7: Maximum pulse width of spikes to be suppressed by the input filter, defined in peripheral clock cycles.

## 41.7.9 TWIHS Interrupt Enable Register

**Name:** TWIHS\_IER

**Address:** 0x40018024 (0), 0x4001C024 (1), 0x40060024 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	SMBHBM	SMBDAM	PECERR	TOUT	–	MACK
15	14	13	12	11	10	9	8
–	–	–	–	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	–	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **TXCOMP:** Transmission Completed Interrupt Enable
- **RXRDY:** Receive Holding Register Ready Interrupt Enable
- **TXRDY:** Transmit Holding Register Ready Interrupt Enable
- **SVACC:** Slave Access Interrupt Enable
- **GACC:** General Call Access Interrupt Enable
- **OVRE:** Overrun Error Interrupt Enable
- **UNRE:** Underrun Error Interrupt Enable
- **NACK:** Not Acknowledge Interrupt Enable
- **ARBLST:** Arbitration Lost Interrupt Enable
- **SCL\_WS:** Clock Wait State Interrupt Enable
- **EOSACC:** End Of Slave Access Interrupt Enable
- **MACK:** Master Code Acknowledge Interrupt Enable
- **TOUT:** Timeout Error Interrupt Enable
- **PECERR:** PEC Error Interrupt Enable
- **SMBDAM:** SMBus Default Address Match Interrupt Enable
- **SMBHBM:** SMBus Host Header Address Match Interrupt Enable

### 41.7.10 TWIHS Interrupt Disable Register

**Name:** TWIHS\_IDR

**Address:** 0x40018028 (0), 0x4001C028 (1), 0x40060028 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	SMBHBM	SMBDAM	PECERR	TOUT	–	MACK
15	14	13	12	11	10	9	8
–	–	–	–	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	–	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **TXCOMP:** Transmission Completed Interrupt Disable
- **RXRDY:** Receive Holding Register Ready Interrupt Disable
- **TXRDY:** Transmit Holding Register Ready Interrupt Disable
- **SVACC:** Slave Access Interrupt Disable
- **GACC:** General Call Access Interrupt Disable
- **OVRE:** Overrun Error Interrupt Disable
- **UNRE:** Underrun Error Interrupt Disable
- **NACK:** Not Acknowledge Interrupt Disable
- **ARBLST:** Arbitration Lost Interrupt Disable
- **SCL\_WS:** Clock Wait State Interrupt Disable
- **EOSACC:** End Of Slave Access Interrupt Disable
- **MACK:** Master Code Acknowledge Interrupt Disable
- **TOUT:** Timeout Error Interrupt Disable
- **PECERR:** PEC Error Interrupt Disable
- **SMBDAM:** SMBus Default Address Match Interrupt Disable
- **SMBHBM:** SMBus Host Header Address Match Interrupt Disable

### 41.7.11 TWIHS Interrupt Mask Register

**Name:** TWIHS\_IMR

**Address:** 0x4001802C (0), 0x4001C02C (1), 0x4006002C (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	SMBHHM	SMBDAM	PECERR	TOUT	–	MACK
15	14	13	12	11	10	9	8
–	–	–	–	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	–	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

- **TXCOMP:** Transmission Completed Interrupt Mask
- **RXRDY:** Receive Holding Register Ready Interrupt Mask
- **TXRDY:** Transmit Holding Register Ready Interrupt Mask
- **SVACC:** Slave Access Interrupt Mask
- **GACC:** General Call Access Interrupt Mask
- **OVRE:** Overrun Error Interrupt Mask
- **UNRE:** Underrun Error Interrupt Mask
- **NACK:** Not Acknowledge Interrupt Mask
- **ARBLST:** Arbitration Lost Interrupt Mask
- **SCL\_WS:** Clock Wait State Interrupt Mask
- **EOSACC:** End Of Slave Access Interrupt Mask
- **MACK:** Master Code Acknowledge Interrupt Mask
- **TOUT:** Timeout Error Interrupt Mask
- **PECERR:** PEC Error Interrupt Mask
- **SMBDAM:** SMBus Default Address Match Interrupt Mask
- **SMBHHM:** SMBus Host Header Address Match Interrupt Mask

### 41.7.12 TWIHS Receive Holding Register

**Name:** TWIHS\_RHR

**Address:** 0x40018030 (0), 0x4001C030 (1), 0x40060030 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
RXDATA							

- **RXDATA: Master or Slave Receive Holding Data**

### 41.7.13 TWIHS SleepWalking Matching Register

**Name:** TWIHS\_SWMR

**Address:** 0x4001804C (0), 0x4001C04C (1), 0x4006004C (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
DATAM							
23	22	21	20	19	18	17	16
–	SADR3						
15	14	13	12	11	10	9	8
–	SADR2						
7	6	5	4	3	2	1	0
–	SADR1						

This register can only be written if the WPEN bit is cleared in the [TWIHS Write Protection Mode Register](#).

- **SADR1: Slave Address 1**

Slave address 1. The TWIHS module matches on this additional address if SADR1EN bit is enabled.

- **SADR2: Slave Address 2**

Slave address 2. The TWIHS module matches on this additional address if SADR2EN bit is enabled.

- **SADR3: Slave Address 3**

Slave address 3. The TWIHS module matches on this additional address if SADR3EN bit is enabled.

- **DATAM: Data Match**

The TWIHS module extends the SleepWalking matching process to the first received data, comparing it with DATAM if DATAMEN bit is enabled.

#### 41.7.14 TWIHS Transmit Holding Register

**Name:** TWIHS\_THR

**Address:** 0x40018034 (0), 0x4001C034 (1), 0x40060034 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
TXDATA							

- **TXDATA: Master or Slave Transmit Holding Data**

### 41.7.15 TWIHS Write Protection Mode Register

**Name:** TWIHS\_WPMR

**Address:** 0x400180E4 (0), 0x4001C0E4 (1), 0x400600E4 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x545749 (“TWI” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x545749 (“TWI” in ASCII).

See [Section 41.6.7 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x545749	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0



### 41.7.16 TWIHS Write Protection Status Register

**Name:** TWIHS\_WPSR

**Address:** 0x400180E8 (0), 0x4001C0E8 (1), 0x400600E8 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
WPVSRC							
23	22	21	20	19	18	17	16
WPVSRC							
15	14	13	12	11	10	9	8
WPVSRC							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the TWIHS\_WPSR.

1: A write protection violation has occurred since the last read of the TWIHS\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

- **WPVSRC: Write Protection Violation Source**

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

## 42. Synchronous Serial Controller (SSC)

### 42.1 Description

The Synchronous Serial Controller (SSC) provides a synchronous communication link with external devices. It supports many serial synchronous communication protocols generally used in audio and telecom applications such as I2S, Short Frame Sync, Long Frame Sync, etc.

The SSC contains an independent receiver and transmitter and a common clock divider. The receiver and the transmitter each interface with three signals: the TD/RD signal for data, the TK/RK signal for the clock and the TF/RF signal for the Frame Sync. The transfers can be programmed to start automatically or on different events detected on the Frame Sync signal.

The SSC high-level of programmability and its use of DMA permit a continuous high bit rate data transfer without processor intervention.

Featuring connection to the DMA, the SSC permits interfacing with low processor overhead to the following:


- Codecs in master or slave mode
- DAC through dedicated serial interface, particularly I2S
- Magnetic card reader

## 42.2 Embedded Characteristics

- Provides Serial Synchronous Communication Links Used in Audio and Telecom Applications
- Contains an Independent Receiver and Transmitter and a Common Clock Divider
- Interfaced with the DMA Controller (DMAC) to Reduce Processor Overhead
- Offers a Configurable Frame Sync and Data Length
- Receiver and Transmitter Can be Programmed to Start Automatically or on Detection of Different Events on the Frame Sync Signal
- Receiver and Transmitter Include a Data Signal, a Clock Signal and a Frame Synchronization Signal


## 42.3 Block Diagram

Figure 42-1. Block Diagram



## 42.4 Application Block Diagram


Figure 42-2. Application Block Diagram




## 42.5 SSC Application Examples

The SSC can support several serial communication modes used in audio or high speed serial links. Some standard applications are shown in the following figures. All serial link applications supported by the SSC are not listed here.

**Figure 42-3. Audio Application Block Diagram**



**Figure 42-4. Codec Application Block Diagram**



**Figure 42-5. Time Slot Application Block Diagram**



## 42.6 Pin Name List

**Table 42-1. I/O Lines Description**

Pin Name	Pin Description	Type
RF	Receiver Frame Synchro	Input/Output
RK	Receiver Clock	Input/Output
RD	Receiver Data	Input
TF	Transmitter Frame Synchro	Input/Output
TK	Transmitter Clock	Input/Output
TD	Transmitter Data	Output

## 42.7 Product Dependencies

### 42.7.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.

Before using the SSC receiver, the PIO controller must be configured to dedicate the SSC receiver I/O lines to the SSC peripheral mode.

Before using the SSC transmitter, the PIO controller must be configured to dedicate the SSC transmitter I/O lines to the SSC peripheral mode.

**Table 42-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
SSC	RD	PA10	C
SSC	RF	PD24	B
SSC	RK	PA22	A
SSC	TD	PB5	D
SSC	TD	PD10	C
SSC	TD	PD26	B
SSC	TF	PB0	D
SSC	TK	PB1	D

### 42.7.2 Power Management

The SSC is not continuously clocked. The SSC interface may be clocked through the Power Management Controller (PMC), therefore the programmer must first configure the PMC to enable the SSC clock.

### 42.7.3 Interrupt

The SSC interface has an interrupt line connected to the interrupt controller. Handling interrupts requires programming the interrupt controller before configuring the SSC.

All SSC interrupts can be enabled/disabled configuring the SSC Interrupt Mask Register. Each pending and unmasked SSC interrupt will assert the SSC interrupt line. The SSC interrupt service routine can get the interrupt origin by reading the SSC Interrupt Status Register.

**Table 42-3. Peripheral IDs**


Instance	ID
SSC	22

## 42.8 Functional Description

This chapter contains the functional description of the following: SSC Functional Block, Clock Management, Data format, Start, Transmitter, Receiver and Frame Sync.

The receiver and transmitter operate separately. However, they can work synchronously by programming the receiver to use the transmit clock and/or to start a data transfer when transmission starts. Alternatively, this can be done by programming the transmitter to use the receive clock and/or to start a data transfer when reception starts. The transmitter and the receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. The maximum clock speed allowed on the TK and RK pins is the peripheral clock divided by 2.

Figure 42-6. SSC Functional Block Diagram



## 42.8.1 Clock Management

The transmitter clock can be generated by:

- an external clock received on the TK I/O pad
- the receiver clock
- the internal clock divider

The receiver clock can be generated by:


- an external clock received on the RK I/O pad
- the transmitter clock
- the internal clock divider

Furthermore, the transmitter block can generate an external clock on the TK I/O pad, and the receiver block can generate an external clock on the RK I/O pad.

This allows the SSC to support many Master and Slave Mode data transfers.

### 42.8.1.1 Clock Divider


**Figure 42-7. Divided Clock Block Diagram**



The peripheral clock divider is determined by the 12-bit field DIV counter and comparator (so its maximal value is 4095) in the Clock Mode Register (SSC\_CMCR), allowing a peripheral clock division by up to 8190. The Divided Clock is provided to both the Receiver and Transmitter. When this field is programmed to 0, the Clock Divider is not used and remains inactive.

When DIV is set to a value equal to or greater than 1, the Divided Clock has a frequency of peripheral clock divided by 2 times DIV. Each level of the Divided Clock has a duration of the peripheral clock multiplied by DIV. This ensures a 50% duty cycle for the Divided Clock regardless of whether the DIV value is even or odd.

**Figure 42-8. Divided Clock Generation**






### 42.8.1.2 Transmitter Clock Management

The transmitter clock is generated from the receiver clock or the divider clock or an external clock scanned on the TK I/O pad. The transmitter clock is selected by the CKS field in the Transmit Clock Mode Register (SSC\_TCMR). Transmit Clock can be inverted independently by the CKI bits in the SSC\_TCMR.

The transmitter can also drive the TK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC\_TCMR. The Transmit Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the SSC\_TCMR to select TK pin (CKS field) and at the same time Continuous Transmit Clock (CKO field) can lead to unpredictable results.

**Figure 42-9. Transmitter Clock Management**



### 42.8.1.3 Receiver Clock Management

The receiver clock is generated from the transmitter clock or the divider clock or an external clock scanned on the RK I/O pad. The Receive Clock is selected by the CKS field in SSC\_RCMR (Receive Clock Mode Register). Receive Clocks can be inverted independently by the CKI bits in SSC\_RCMR.

The receiver can also drive the RK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC\_RCMR. The Receive Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the SSC\_RCMR to select RK pin (CKS field) and at the same time Continuous Receive Clock (CKO field) can lead to unpredictable results.

**Figure 42-10. Receiver Clock Management**



### 42.8.1.4 Serial Clock Ratio Considerations

The Transmitter and the Receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. In this case, the maximum clock speed allowed on the RK pin is:

- Peripheral clock divided by 2 if Receiver Frame Synchro is input
- Peripheral clock divided by 3 if Receiver Frame Synchro is output

In addition, the maximum clock speed allowed on the TK pin is:

- Peripheral clock divided by 6 if Transmit Frame Synchro is input
- Peripheral clock divided by 2 if Transmit Frame Synchro is output

## 42.8.2 Transmitter Operations

A transmitted frame is triggered by a start event and can be followed by synchronization data before data transmission.


The start event is configured by setting the SSC\_TCMR. See [Section 42.8.4 “Start” on page 1076](#).

The frame synchronization is configured setting the Transmit Frame Mode Register (SSC\_TFMR). See [Section 42.8.5 “Frame Sync” on page 1078](#).

To transmit data, the transmitter uses a shift register clocked by the transmitter clock signal and the start mode selected in the SSC\_TCMR. Data is written by the application to the SSC\_THR then transferred to the shift register according to the data format selected.

When both the SSC\_THR and the transmit shift register are empty, the status flag TXEMPTY is set in the SSC\_SR. When the Transmit Holding register is transferred in the transmit shift register, the status flag TXRDY is set in the SSC\_SR and additional data can be loaded in the holding register.

**Figure 42-11. Transmitter Block Diagram**



### 42.8.3 Receiver Operations

A received frame is triggered by a start event and can be followed by synchronization data before data transmission.


The start event is configured setting the Receive Clock Mode Register (SSC\_RCMR). See [Section 42.8.4 “Start” on page 1076](#).

The frame synchronization is configured setting the Receive Frame Mode Register (SSC\_RFMR). See [Section 42.8.5 “Frame Sync” on page 1078](#).

The receiver uses a shift register clocked by the receiver clock signal and the start mode selected in the SSC\_RCMR. The data is transferred from the shift register depending on the data format selected.

When the receiver shift register is full, the SSC transfers this data in the holding register, the status flag RXRDY is set in the SSC\_SR and the data can be read in the receiver holding register. If another transfer occurs before read of the Receive Holding Register (SSC\_RHR), the status flag OVERUN is set in the SSC\_SR and the receiver shift register is transferred in the SSC\_RHR.

Figure 42-12. Receiver Block Diagram



#### 42.8.4 Start

The transmitter and receiver can both be programmed to start their operations when an event occurs, respectively in the Transmit Start Selection (START) field of SSC\_TCMR and in the Receive Start Selection (START) field of SSC\_RCMR.

Under the following conditions the start event is independently programmable:


- Continuous. In this case, the transmission starts as soon as a word is written in SSC\_THR and the reception starts as soon as the Receiver is enabled.
- Synchronously with the transmitter/receiver
- On detection of a falling/rising edge on TF/RF
- On detection of a low level/high level on TF/RF
- On detection of a level change or an edge on TF/RF

A start can be programmed in the same manner on either side of the Transmit/Receive Clock Register (SSC\_RCMR/SSC\_TCMR). Thus, the start could be on TF (Transmit) or RF (Receive).


Moreover, the Receiver can start when data is detected in the bit stream with the Compare Functions.

Detection on TF/RF input/output is done by the field FSOS of the Transmit/Receive Frame Mode Register (SSC\_TFMR/SSC\_RFMR).

**Figure 42-13. Transmit Start Mode**



**Figure 42-14. Receive Pulse/Edge Start Modes**



## 42.8.5 Frame Sync

The Transmitter and Receiver Frame Sync pins, TF and RF, can be programmed to generate different kinds of frame synchronization signals. The Frame Sync Output Selection (FSOS) field in the Receive Frame Mode Register (SSC\_RFMR) and in the Transmit Frame Mode Register (SSC\_TFMR) are used to select the required waveform.

- Programmable low or high levels during data transfer are supported.
- Programmable high levels before the start of data transfers or toggling are also supported.

If a pulse waveform is selected, the Frame Sync Length (FSLEN) field in SSC\_RFMR and SSC\_TFMR programs the length of the pulse, from 1 bit time up to 256 bit times.

The periodicity of the Receive and Transmit Frame Sync pulse output can be programmed through the Period Divider Selection (PERIOD) field in SSC\_RCMR and SSC\_TCMR.

### 42.8.5.1 Frame Sync Data

Frame Sync Data transmits or receives a specific tag during the Frame Sync signal.

During the Frame Sync signal, the Receiver can sample the RD line and store the data in the Receive Sync Holding Register and the transmitter can transfer Transmit Sync Holding Register in the shift register. The data length to be sampled/shifted out during the Frame Sync signal is programmed by the FSLEN field in SSC\_RFMR/SSC\_TFMR and has a maximum value of 256.

Concerning the Receive Frame Sync Data operation, if the Frame Sync Length is equal to or lower than the delay between the start event and the actual data reception, the data sampling operation is performed in the Receive Sync Holding Register through the receive shift register.


The Transmit Frame Sync Operation is performed by the transmitter only if the bit Frame Sync Data Enable (FSDEN) in SSC\_TFMR is set. If the Frame Sync length is equal to or lower than the delay between the start event and the actual data transmission, the normal transmission has priority and the data contained in the Transmit Sync Holding Register is transferred in the Transmit Register, then shifted out.

### 42.8.5.2 Frame Sync Edge Detection

The Frame Sync Edge detection is programmed by the FSEDGE field in SSC\_RFMR/SSC\_TFMR. This sets the corresponding flags RXSYN/TXSYN in the SSC Status Register (SSC\_SR) on frame synchro edge detection (signals RF/TF).

## 42.8.6 Receive Compare Modes

Figure 42-15. Receive Compare Modes



### 42.8.6.1 Compare Functions

The length of the comparison patterns (Compare 0, Compare 1) and thus the number of bits they are compared to is defined by FSLEN, but with a maximum value of 256 bits. Comparison is always done by comparing the last bits received with the comparison pattern. Compare 0 can be one start event of the Receiver. In this case, the receiver compares at each new sample the last bits received at the Compare 0 pattern contained in the Compare 0 Register (SSC\_RC0R). When this start event is selected, the user can program the Receiver to start a new data

transfer either by writing a new Compare 0, or by receiving continuously until Compare 1 occurs. This selection is done with the STOP bit in the SSC\_RCMR.

#### 42.8.7 Data Format

The data framing format of both the transmitter and the receiver are programmable through the Transmitter Frame Mode Register (SSC\_TFMR) and the Receiver Frame Mode Register (SSC\_RFMR). In either case, the user can independently select the following parameters:


- Event that starts the data transfer (START)
- Delay in number of bit periods between the start event and the first data bit (STTDLY)
- Length of the data (DATLEN)
- Number of data to be transferred for each start event (DATNB)
- Length of synchronization transferred for each start event (FSLEN)
- Bit sense: most or lowest significant bit first (MSBF)

Additionally, the transmitter can be used to transfer synchronization and select the level driven on the TD pin while not in data transfer operation. This is done respectively by the Frame Sync Data Enable (FSDEN) and by the Data Default Value (DATDEF) bits in SSC\_TFMR.

**Table 42-4. Data Frame Registers**

Transmitter	Receiver	Field	Length	Comment
SSC_TFMR	SSC_RFMR	DATLEN	Up to 32	Size of word
SSC_TFMR	SSC_RFMR	DATNB	Up to 16	Number of words transmitted in frame
SSC_TFMR	SSC_RFMR	MSBF	–	Most significant bit first
SSC_TFMR	SSC_RFMR	FSLEN	Up to 256	Size of Synchro data register
SSC_TFMR	–	DATDEF	0 or 1	Data default value ended
SSC_TFMR	–	FSDEN	–	Enable send SSC_TSHR
SSC_TCMR	SSC_RCMR	PERIOD	Up to 512	Frame size
SSC_TCMR	SSC_RCMR	STTDLY	Up to 255	Size of transmit start delay


**Figure 42-16. Transmit and Receive Frame Format in Edge/Pulse Start Modes**



Note: 1. Example of input on falling edge of TF/RF.


In the example illustrated in [Figure 42-17 “Transmit Frame Format in Continuous Mode \(STTDLY = 0\)”](#), the SSC\_THR is loaded twice. The FSDEN value has no effect on the transmission. SyncData cannot be output in continuous mode.

**Figure 42-17. Transmit Frame Format in Continuous Mode (STTDLY = 0)**



Start: 1. TXEMPTY set to 1  
2. Write into the SSC\_THR

**Figure 42-18. Receive Frame Format in Continuous Mode (STTDLY = 0)**





### 42.8.8 Loop Mode


The receiver can be programmed to receive transmissions from the transmitter. This is done by setting the Loop Mode (LOOP) bit in the SSC\_RFMR. In this case, RD is connected to TD, RF is connected to TF and RK is connected to TK.

### 42.8.9 Interrupt

Most bits in the SSC\_SR have a corresponding bit in interrupt management registers.

The SSC can be programmed to generate an interrupt when it detects an event. The interrupt is controlled by writing the Interrupt Enable Register (SSC\_IER) and Interrupt Disable Register (SSC\_IDR). These registers enable and disable, respectively, the corresponding interrupt by setting and clearing the corresponding bit in the Interrupt Mask Register (SSC\_IMR), which controls the generation of interrupts by asserting the SSC interrupt line connected to the interrupt controller.

Figure 42-19. Interrupt Block Diagram



### 42.8.10 Register Write Protection

To prevent any single software error from corrupting AIC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [SSC Write Protection Mode Register](#) (SSC\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [SSC Write Protection Status Register](#) (SSC\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the SSC\_WPSR.

The following registers can be write-protected:

- [SSC Clock Mode Register](#)
- [SSC Receive Clock Mode Register](#)
- [SSC Receive Frame Mode Register](#)
- [SSC Transmit Clock Mode Register](#)
- [SSC Transmit Frame Mode Register](#)
- [SSC Receive Compare 0 Register](#)
- [SSC Receive Compare 1 Register](#)

## 42.9 Synchronous Serial Controller (SSC) User Interface

**Table 42-5. Register Mapping**

Offset	Register	Name	Access	Reset
0x0	Control Register	SSC_CR	Write-only	–
0x4	Clock Mode Register	SSC_CMR	Read/Write	0x0
0x8–0xC	Reserved	–	–	–
0x10	Receive Clock Mode Register	SSC_RCMR	Read/Write	0x0
0x14	Receive Frame Mode Register	SSC_RFMR	Read/Write	0x0
0x18	Transmit Clock Mode Register	SSC_TCMR	Read/Write	0x0
0x1C	Transmit Frame Mode Register	SSC_TFMR	Read/Write	0x0
0x20	Receive Holding Register	SSC_RHR	Read-only	0x0
0x24	Transmit Holding Register	SSC_THR	Write-only	–
0x28–0x2C	Reserved	–	–	–
0x30	Receive Sync. Holding Register	SSC_RSHR	Read-only	0x0
0x34	Transmit Sync. Holding Register	SSC_TSHR	Read/Write	0x0
0x38	Receive Compare 0 Register	SSC_RC0R	Read/Write	0x0
0x3C	Receive Compare 1 Register	SSC_RC1R	Read/Write	0x0
0x40	Status Register	SSC_SR	Read-only	0x000000CC
0x44	Interrupt Enable Register	SSC_IER	Write-only	–
0x48	Interrupt Disable Register	SSC_IDR	Write-only	–
0x4C	Interrupt Mask Register	SSC_IMR	Read-only	0x0
0x50–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	SSC_WPMR	Read/Write	0x0
0xE8	Write Protection Status Register	SSC_WPSR	Read-only	0x0
0xEC–0xFC	Reserved	–	–	–
0x100–0x124	Reserved	–	–	–

## 42.9.1 SSC Control Register

**Name:** SSC\_CR

**Address:** 0x40004000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
SWRST	–	–	–	–	–	TXDIS	TXEN
7	6	5	4	3	2	1	0
–	–	–	–	–	–	RXDIS	RXEN

- **RXEN: Receive Enable**

0: No effect.

1: Enables Receive if RXDIS is not set.

- **RXDIS: Receive Disable**

0: No effect.

1: Disables Receive. If a character is currently being received, disables at end of current character reception.

- **TXEN: Transmit Enable**

0: No effect.

1: Enables Transmit if TXDIS is not set.

- **TXDIS: Transmit Disable**

0: No effect.

1: Disables Transmit. If a character is currently being transmitted, disables at end of current character transmission.

- **SWRST: Software Reset**

0: No effect.

1: Performs a software reset. Has priority on any other bit in SSC\_CR.

## 42.9.2 SSC Clock Mode Register

**Name:** SSC\_CMCR

**Address:** 0x40004004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	DIV			
7	6	5	4	3	2	1	0
DIV							

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

- **DIV: Clock Divider**

0: The Clock Divider is not active.

Any other value: The divided clock equals the peripheral clock divided by 2 times DIV.

The maximum bit rate is  $f_{\text{peripheral clock}}/2$ . The minimum bit rate is  $f_{\text{peripheral clock}}/2 \times 4095 = f_{\text{peripheral clock}}/8190$ .

### 42.9.3 SSC Receive Clock Mode Register

**Name:** SSC\_RCMR

**Address:** 0x40004010

**Access:** Read/Write

31	30	29	28	27	26	25	24
PERIOD							
23	22	21	20	19	18	17	16
STTDLY							
15	14	13	12	11	10	9	8
-	-	-	STOP	START			
7	6	5	4	3	2	1	0
CKG		CKI	CKO			CKS	

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

#### • CKS: Receive Clock Selection

Value	Name	Description
0	MCK	Divided Clock
1	TK	TK Clock signal
2	RK	RK pin

#### • CKO: Receive Clock Output Mode Selection

Value	Name	Description
0	NONE	None, RK pin is an input
1	CONTINUOUS	Continuous Receive Clock, RK pin is an output
2	TRANSFER	Receive Clock only during data transfers, RK pin is an output

#### • CKI: Receive Clock Inversion

0: The data inputs (Data and Frame Sync signals) are sampled on Receive Clock falling edge. The Frame Sync signal output is shifted out on Receive Clock rising edge.

1: The data inputs (Data and Frame Sync signals) are sampled on Receive Clock rising edge. The Frame Sync signal output is shifted out on Receive Clock falling edge.

CKI affects only the Receive Clock and not the output clock signal.

- **CKG: Receive Clock Gating Selection**

Value	Name	Description
0	CONTINUOUS	None
1	EN_RF_LOW	Receive Clock enabled only if RF Low
2	EN_RF_HIGH	Receive Clock enabled only if RF High

- **START: Receive Start Selection**

Value	Name	Description
0	CONTINUOUS	Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
1	TRANSMIT	Transmit start
2	RF_LOW	Detection of a low level on RF signal
3	RF_HIGH	Detection of a high level on RF signal
4	RF_FALLING	Detection of a falling edge on RF signal
5	RF_RISING	Detection of a rising edge on RF signal
6	RF_LEVEL	Detection of any level change on RF signal
7	RF_EDGE	Detection of any edge on RF signal
8	CMP_0	Compare 0

- **STOP: Receive Stop Selection**

0: After completion of a data transfer when starting with a Compare 0, the receiver stops the data transfer and waits for a new compare 0.

1: After starting a receive with a Compare 0, the receiver operates in a continuous mode until a Compare 1 is detected.

- **STTDLY: Receive Start Delay**

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of reception. When the Receiver is programmed to start synchronously with the Transmitter, the delay is also applied.

Note: It is very important that STTDLY be set carefully. If STTDLY must be set, it should be done in relation to TAG (Receive Sync Data) reception.

- **PERIOD: Receive Period Divider Selection**

This field selects the divider to apply to the selected Receive Clock in order to generate a new Frame Sync Signal. If 0, no PERIOD signal is generated. If not 0, a PERIOD signal is generated each 2 x (PERIOD + 1) Receive Clock.

#### 42.9.4 SSC Receive Frame Mode Register

**Name:** SSC\_RFMR

**Address:** 0x40004014

**Access:** Read/Write

31	30	29	28	27	26	25	24
FSLEN_EXT				-	-	-	FSEDGE
23	22	21	20	19	18	17	16
-	FSOS			FSLEN			
15	14	13	12	11	10	9	8
-	-	-	-	DATNB			
7	6	5	4	3	2	1	0
MSBF	-	LOOP	DATLEN				

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

- **DATLEN: Data Length**

0: Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits.

- **LOOP: Loop Mode**

0: Normal operating mode.

1: RD is driven by TD, RF is driven by TF and TK drives RK.

- **MSBF: Most Significant Bit First**

0: The lowest significant bit of the data register is sampled first in the bit stream.

1: The most significant bit of the data register is sampled first in the bit stream.

- **DATNB: Data Number per Frame**

This field defines the number of data words to be received after each transfer start, which is equal to (DATNB + 1).

- **FSLEN: Receive Frame Sync Length**

This field defines the number of bits sampled and stored in the Receive Sync Data Register. When this mode is selected by the START field in the Receive Clock Mode Register, it also determines the length of the sampled data to be compared to the Compare 0 or Compare 1 register.

This field is used with FSLEN\_EXT to determine the pulse length of the Receive Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN\_EXT × 16) + 1 Receive Clock periods.



- **FSOS: Receive Frame Sync Output Selection**

Value	Name	Description
0	NONE	None, RF pin is an input
1	NEGATIVE	Negative Pulse, RF pin is an output
2	POSITIVE	Positive Pulse, RF pin is an output
3	LOW	Driven Low during data transfer, RF pin is an output
4	HIGH	Driven High during data transfer, RF pin is an output
5	TOGGLING	Toggling at each start of data transfer, RF pin is an output

- **FSEDGE: Frame Sync Edge Detection**

Determines which edge on Frame Sync will generate the interrupt RXSYN in the SSC Status Register.

Value	Name	Description
0	POSITIVE	Positive Edge Detection
1	NEGATIVE	Negative Edge Detection

- **FSLEN\_EXT: FSLEN Field Extension**

Extends FSLEN field. For details, refer to FSLEN bit description on [page 1088](#).

## 42.9.5 SSC Transmit Clock Mode Register

**Name:** SSC\_TCMR

**Address:** 0x40004018

**Access:** Read/Write

31	30	29	28	27	26	25	24
PERIOD							
23	22	21	20	19	18	17	16
STTDLY							
15	14	13	12	11	10	9	8
-	-	-	-	START			
7	6	5	4	3	2	1	0
CKG		CKI	CKO			CKS	

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

### • CKS: Transmit Clock Selection

Value	Name	Description
0	MCK	Divided Clock
1	RK	RK Clock signal
2	TK	TK pin

### • CKO: Transmit Clock Output Mode Selection

Value	Name	Description
0	NONE	None, TK pin is an input
1	CONTINUOUS	Continuous Transmit Clock, TK pin is an output
2	TRANSFER	Transmit Clock only during data transfers, TK pin is an output

### • CKI: Transmit Clock Inversion

0: The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock falling edge. The Frame sync signal input is sampled on Transmit clock rising edge.

1: The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock rising edge. The Frame sync signal input is sampled on Transmit clock falling edge.

CKI affects only the Transmit Clock and not the output clock signal.

### • CKG: Transmit Clock Gating Selection

Value	Name	Description
0	CONTINUOUS	None
1	EN_TF_LOW	Transmit Clock enabled only if TF Low
2	EN_TF_HIGH	Transmit Clock enabled only if TF High

- **START: Transmit Start Selection**

Value	Name	Description
0	CONTINUOUS	Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data
1	RECEIVE	Receive start
2	TF_LOW	Detection of a low level on TF signal
3	TF_HIGH	Detection of a high level on TF signal
4	TF_FALLING	Detection of a falling edge on TF signal
5	TF_RISING	Detection of a rising edge on TF signal
6	TF_LEVEL	Detection of any level change on TF signal
7	TF_EDGE	Detection of any edge on TF signal

- **STTDLY: Transmit Start Delay**

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of transmission of data. When the Transmitter is programmed to start synchronously with the Receiver, the delay is also applied.

Note: Note: STTDLY must be set carefully. If STTDLY is too short in respect to TAG (Transmit Sync Data) emission, data is emitted instead of the end of TAG.

- **PERIOD: Transmit Period Divider Selection**

This field selects the divider to apply to the selected Transmit Clock to generate a new Frame Sync Signal. If 0, no period signal is generated. If not 0, a period signal is generated at each  $2 \times (\text{PERIOD} + 1)$  Transmit Clock.

## 42.9.6 SSC Transmit Frame Mode Register

**Name:** SSC\_TFMR

**Address:** 0x4000401C

**Access:** Read/Write

31	30	29	28	27	26	25	24
FSLEN_EXT				-	-	-	FSEDGE
23	22	21	20	19	18	17	16
FSDEN	FSOS			FSLEN			
15	14	13	12	11	10	9	8
-	-	-	-	DATNB			
7	6	5	4	3	2	1	0
MSBF	-	DATDEF	DATLEN				

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

- **DATLEN: Data Length**

0: Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits. .

- **DATDEF: Data Default Value**

This bit defines the level driven on the TD pin while out of transmission. Note that if the pin is defined as multi-drive by the PIO Controller, the pin is enabled only if the SCC TD output is 1.

- **MSBF: Most Significant Bit First**

0: The lowest significant bit of the data register is shifted out first in the bit stream.

1: The most significant bit of the data register is shifted out first in the bit stream.

- **DATNB: Data Number per Frame**

This field defines the number of data words to be transferred after each transfer start, which is equal to (DATNB + 1).

- **FSLEN: Transmit Frame Sync Length**

This field defines the length of the Transmit Frame Sync signal and the number of bits shifted out from the Transmit Sync Data Register if FSDEN is 1.

This field is used with FSLEN\_EXT to determine the pulse length of the Transmit Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN\_EXT × 16) + 1 Transmit Clock period.

- **FSOS: Transmit Frame Sync Output Selection**

Value	Name	Description
0	NONE	None, TF pin is an input
1	NEGATIVE	Negative Pulse, TF pin is an output
2	POSITIVE	Positive Pulse, TF pin is an output
3	LOW	Driven Low during data transfer
4	HIGH	Driven High during data transfer
5	TOGGLING	Toggling at each start of data transfer

- **FSDEN: Frame Sync Data Enable**

0: The TD line is driven with the default value during the Transmit Frame Sync signal.

1: SSC\_TSHR value is shifted out during the transmission of the Transmit Frame Sync signal.

- **FSEEDGE: Frame Sync Edge Detection**

Determines which edge on frame sync will generate the interrupt TXSYN (Status Register).

Value	Name	Description
0	POSITIVE	Positive Edge Detection
1	NEGATIVE	Negative Edge Detection

- **FSLEN\_EXT: FSLEN Field Extension**

Extends FSLEN field. For details, refer to FSLEN bit description on [page 1092](#).

### 42.9.7 SSC Receive Holding Register

**Name:** SSC\_RHR

**Address:** 0x40004020

**Access:** Read-only



- **RDAT: Receive Data**


Right aligned regardless of the number of data bits defined by DATLEN in SSC\_RFMR.

## 42.9.8 SSC Transmit Holding Register

**Name:** SSC\_THR

**Address:** 0x40004024

**Access:** Write-only



- **TDAT: Transmit Data**

Right aligned regardless of the number of data bits defined by DATLEN in SSC\_TFMR.

### 42.9.9 SSC Receive Synchronization Holding Register

**Name:** SSC\_RSHR

**Address:** 0x40004030

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RSDAT							
7	6	5	4	3	2	1	0
RSDAT							

- **RSDAT: Receive Synchronization Data**



### 42.9.10 SSC Transmit Synchronization Holding Register

**Name:** SSC\_TSHR

**Address:** 0x40004034

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TSDAT							
7	6	5	4	3	2	1	0
TSDAT							

- **TSDAT: Transmit Synchronization Data**

### 42.9.11 SSC Receive Compare 0 Register

**Name:** SSC\_RC0R

**Address:** 0x40004038

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CP0							
7	6	5	4	3	2	1	0
CP0							

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

- **CP0: Receive Compare Data 0**

## 42.9.12 SSC Receive Compare 1 Register

**Name:** SSC\_RC1R

**Address:** 0x4000403C

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CP1							
7	6	5	4	3	2	1	0
CP1							

This register can only be written if the WPEN bit is cleared in the [SSC Write Protection Mode Register](#).

- **CP1: Receive Compare Data 1**

### 42.9.13 SSC Status Register

**Name:** SSC\_SR

**Address:** 0x40004040

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	RXEN	TXEN
15	14	13	12	11	10	9	8
–	–	–	–	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
–	–	OVRUN	RXRDY	–	–	TXEMPTY	TXRDY

- **TXRDY: Transmit Ready**

0: Data has been loaded in SSC\_THR and is waiting to be loaded in the transmit shift register (TSR).

1: SSC\_THR is empty.

- **TXEMPTY: Transmit Empty**

0: Data remains in SSC\_THR or is currently transmitted from TSR.

1: Last data written in SSC\_THR has been loaded in TSR and last data loaded in TSR has been transmitted.

- **RXRDY: Receive Ready**

0: SSC\_RHR is empty.

1: Data has been received and loaded in SSC\_RHR.

- **OVRUN: Receive Overrun**

0: No data has been loaded in SSC\_RHR while previous data has not been read since the last read of the Status Register.

1: Data has been loaded in SSC\_RHR while previous data has not yet been read since the last read of the Status Register.

- **CP0: Compare 0**

0: A compare 0 has not occurred since the last read of the Status Register.

1: A compare 0 has occurred since the last read of the Status Register.

- **CP1: Compare 1**

0: A compare 1 has not occurred since the last read of the Status Register.

1: A compare 1 has occurred since the last read of the Status Register.

- **TXSYN: Transmit Sync**

0: A Tx Sync has not occurred since the last read of the Status Register.

1: A Tx Sync has occurred since the last read of the Status Register.

- **RXSYN: Receive Sync**

0: An Rx Sync has not occurred since the last read of the Status Register.

1: An Rx Sync has occurred since the last read of the Status Register.

- **TXEN: Transmit Enable**

0: Transmit is disabled.

1: Transmit is enabled.

- **RXEN: Receive Enable**

0: Receive is disabled.

1: Receive is enabled.

## 42.9.14 SSC Interrupt Enable Register

**Name:** SSC\_IER

**Address:** 0x40004044

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
–	–	OVRUN	RXRDY	–	–	TXEMPTY	TXRDY

- **TXRDY: Transmit Ready Interrupt Enable**

0: No effect.

1: Enables the Transmit Ready Interrupt.

- **TXEMPTY: Transmit Empty Interrupt Enable**

0: No effect.

1: Enables the Transmit Empty Interrupt.

- **RXRDY: Receive Ready Interrupt Enable**

0: No effect.

1: Enables the Receive Ready Interrupt.

- **OVRUN: Receive Overrun Interrupt Enable**

0: No effect.

1: Enables the Receive Overrun Interrupt.

- **CP0: Compare 0 Interrupt Enable**

0: No effect.

1: Enables the Compare 0 Interrupt.

- **CP1: Compare 1 Interrupt Enable**

0: No effect.

1: Enables the Compare 1 Interrupt.

- **TXSYN: Tx Sync Interrupt Enable**

0: No effect.

1: Enables the Tx Sync Interrupt.

- **RXSYN: Rx Sync Interrupt Enable**

0: No effect.

1: Enables the Rx Sync Interrupt.

## 42.9.15 SSC Interrupt Disable Register

**Name:** SSC\_IDR

**Address:** 0x40004048

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
–	–	OVRUN	RXRDY	–	–	TXEMPTY	TXRDY

- **TXRDY: Transmit Ready Interrupt Disable**

0: No effect.

1: Disables the Transmit Ready Interrupt.

- **TXEMPTY: Transmit Empty Interrupt Disable**

0: No effect.

1: Disables the Transmit Empty Interrupt.

- **RXRDY: Receive Ready Interrupt Disable**

0: No effect.

1: Disables the Receive Ready Interrupt.

- **OVRUN: Receive Overrun Interrupt Disable**

0: No effect.

1: Disables the Receive Overrun Interrupt.

- **CP0: Compare 0 Interrupt Disable**

0: No effect.

1: Disables the Compare 0 Interrupt.

- **CP1: Compare 1 Interrupt Disable**

0: No effect.

1: Disables the Compare 1 Interrupt.

- **TXSYN: Tx Sync Interrupt Enable**

0: No effect.

1: Disables the Tx Sync Interrupt.



- **RXSYN: Rx Sync Interrupt Enable**

0: No effect.

1: Disables the Rx Sync Interrupt.

## 42.9.16 SSC Interrupt Mask Register

**Name:** SSC\_IMR  
**Address:** 0x4000404C  
**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
–	–	OVRUN	RXRDY	–	–	TXEMPTY	TXRDY

- **TXRDY: Transmit Ready Interrupt Mask**

0: The Transmit Ready Interrupt is disabled.

1: The Transmit Ready Interrupt is enabled.

- **TXEMPTY: Transmit Empty Interrupt Mask**

0: The Transmit Empty Interrupt is disabled.

1: The Transmit Empty Interrupt is enabled.

- **RXRDY: Receive Ready Interrupt Mask**

0: The Receive Ready Interrupt is disabled.

1: The Receive Ready Interrupt is enabled.

- **OVRUN: Receive Overrun Interrupt Mask**

0: The Receive Overrun Interrupt is disabled.

1: The Receive Overrun Interrupt is enabled.

- **CP0: Compare 0 Interrupt Mask**

0: The Compare 0 Interrupt is disabled.

1: The Compare 0 Interrupt is enabled.

- **CP1: Compare 1 Interrupt Mask**

0: The Compare 1 Interrupt is disabled.

1: The Compare 1 Interrupt is enabled.

- **TXSYN: Tx Sync Interrupt Mask**

0: The Tx Sync Interrupt is disabled.

1: The Tx Sync Interrupt is enabled.

- **RXSYN: Rx Sync Interrupt Mask**

0: The Rx Sync Interrupt is disabled.

1: The Rx Sync Interrupt is enabled.

## 42.9.17 SSC Write Protection Mode Register

**Name:** SSC\_WPMR

**Address:** 0x400040E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x535343 (“SSC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x535343 (“SSC” in ASCII).

See [Section 42.8.10 “Register Write Protection”](#) for the list of registers that can be protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x535343	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

### 42.9.18 SSC Write Protection Status Register

**Name:** SSC\_WPSR

**Address:** 0x400040E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the SSC\_WPSR.

1: A write protection violation has occurred since the last read of the SSC\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protect Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 43. Universal Synchronous Asynchronous Receiver Transceiver (USART)

### 43.1 Description

The Universal Synchronous Asynchronous Receiver Transceiver (USART) provides one full duplex universal synchronous asynchronous serial link. Data frame format is widely programmable (data length, parity, number of stop bits) to support a maximum of standards. The receiver implements parity error, framing error and overrun error detection. The receiver time-out enables handling variable-length frames and the transmitter timeguard facilitates communications with slow remote devices. Multidrop communications are also supported through address bit handling in reception and transmission.

The USART features three test modes: Remote loopback, Local loopback and Automatic echo.

The USART supports specific operating modes providing interfaces on RS485, LIN, LON, and SPI buses infrared transceivers. The hardware handshaking feature enables an out-of-band flow control by automatic management of the pins RTS and CTS.

The USART supports the connection to the DMA Controller, which enables data transfers to the transmitter and from the receiver. The DMAC provides chained buffer management without any intervention of the processor.


### 43.2 Embedded Characteristics

- Programmable Baud Rate Generator
- 5- to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications
  - 1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode
  - Parity Generation and Error Detection
  - Framing Error Detection, Overrun Error Detection
  - Digital Filter on Receive Line
  - MSB- or LSB-first
  - Optional Break Generation and Detection
  - By 8 or by 16 Over-sampling Receiver Frequency
  - Optional Hardware Handshaking RTS-CTS
  - Receiver Time-out and Transmitter Timeguard
  - Optional Multidrop Mode with Address Generation and Detection
- RS485 with Driver Control Signal
- SPI Mode
  - Master or Slave
  - Serial Clock Programmable Phase and Polarity
  - SPI Serial Clock (SCK) Frequency up to  $f_{\text{peripheral clock}}/6$
- LIN Mode
  - Compliant with LIN 1.3 and LIN 2.0 SPECIFICATIONS
  - Master or Slave
  - Processing of Frames with Up to 256 Data Bytes
  - Response Data Length can be Configurable or Defined Automatically by the Identifier
  - Self-synchronization in Slave Node Configuration
  - Automatic Processing and Verification of the “Synch Break” and the “Synch Field”
  - “Synch Break” Detection Even When Partially Superimposed with a Data Byte
  - Automatic Identifier Parity Calculation/Sending and Verification
  - Parity Sending and Verification Can be Disabled

- Automatic Checksum Calculation/sending and Verification
- Checksum Sending and Verification Can be Disabled
- Support Both “Classic” and “Enhanced” Checksum Types
- Full LIN Error Checking and Reporting
- Frame Slot Mode: Master Allocates Slots to the Scheduled Frames Automatically
- Generation of the Wakeup Signal
- LON Mode
  - Compliant with CEA-709 Specification
  - Full-layer 2 Implementation
  - Differential Manchester Encoding/Decoding (CDP)
  - Preamble Generation Including Bit- and Byte-sync Fields
  - LON Timings Handling (beta1, beta2, IDT, etc.)
  - CRC Generation and Checking
  - Automated Random Number Generation
  - Backlog Calculation and Update
  - Collision Detection Support
  - Supports Both *comm\_type=1* and *comm\_type=2* Modes
  - Clock Drift Tolerance Up to 16%
- Test Modes
  - Remote Loopback, Local Loopback, Automatic Echo
- Supports Connection of:
  - Two DMA Controller Channels (DMAC)
- Offers Buffer Transfer without Processor Intervention
- Register Write Protection

## 43.3 Block Diagram

Figure 43-1. USART Block Diagram



## 43.4 I/O Lines Description

Table 43-1. I/O Line Description

Name	Description	Type	Active Level
SCK	Serial Clock	I/O	—
TXD	Transmit Serial Data or Master Out Slave In (MOSI) in SPI master mode or Master In Slave Out (MISO) in SPI slave mode	I/O	—
RXD	Receive Serial Data or Master In Slave Out (MISO) in SPI master mode or Master Out Slave In (MOSI) in SPI slave mode	Input	—
LCOL	LON Collision Detection	Input	Low
CTS	Clear to Send or Slave Select (NSS) in SPI slave mode	Input	Low
RTS	Request to Send or Slave Select (NSS) in SPI master mode	Output	Low



## 43.5 Product Dependencies

### 43.5.1 I/O Lines

The pins used for interfacing the USART may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the desired USART pins to their peripheral function. If I/O lines of the USART are not used by the application, they can be used for other purposes by the PIO Controller.

To prevent the TXD line from falling when the USART is disabled, the use of an internal pull up is mandatory. If the hardware handshaking feature is used, the internal pull up on TXD must also be enabled.

Only USART3 fully equipped with all the modem signals.

**Table 43-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
USART0	CTS0	PB2	C
USART0	DCD0	PD0	D
USART0	DSR0	PD2	D
USART0	DTR0	PD1	D
USART0	RI0	PD3	D
USART0	RTS0	PB3	C
USART0	RXD0	PB0	C
USART0	SCK0	PB13	C
USART0	TXD0	PB1	C
USART1	CTS1	PA25	A
USART1	DCD1	PA26	A
USART1	DSR1	PA28	A
USART1	DTR1	PA27	A
USART1	LONCOL1	PA3	B
USART1	RI1	PA29	A
USART1	RTS1	PA24	A
USART1	RXD1	PA21	A
USART1	SCK1	PA23	A
USART1	TXD1	PB4	D
USART2	CTS2	PD19	B
USART2	DCD2	PD4	D
USART2	DSR2	PD6	D
USART2	DTR2	PD5	D
USART2	RI2	PD7	D
USART2	RTS2	PD18	B
USART2	RXD2	PD15	B
USART2	SCK2	PD17	B
USART2	TXD2	PD16	B

### 43.5.2 Power Management

The USART is not continuously clocked. The programmer must first enable the USART clock in the Power Management Controller (PMC) before using the USART. However, if the application does not require USART operations, the USART clock can be stopped when not needed and be restarted later. In this case, the USART will resume its operations where it left off.

### 43.5.3 Interrupt Sources

The USART interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the USART interrupt requires the Interrupt Controller to be programmed first.

**Table 43-3. Peripheral IDs**

Instance	ID
USART0	13
USART1	14
USART2	15

## 43.6 Functional Description

### 43.6.1 Baud Rate Generator

The baud rate generator provides the bit period clock, also named the baud rate clock, to both the receiver and the transmitter.

The baud rate generator clock source is selected by configuring the USCLKS field in the USART Mode Register (US\_MR) to one of the following:

- The peripheral clock
- A division of the peripheral clock, where the divider is product-dependent, but generally set to 8
- A processor/peripheral independent clock source fully programmable provided by PMC (PCK)
- The external clock, available on the SCK pin


The baud rate generator is based upon a 16-bit divider, which is programmed with the CD field of the Baud Rate Generator register (US\_BRGR). If a 0 is written to CD, the baud rate generator does not generate any clock. If a 1 is written to CD, the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a peripheral clock period. The frequency of the signal provided on SCK must be at least times lower than the frequency provided on the peripheral clock in USART mode (field USART\_MODE differs from 0xE or 0xF), or 6 times lower in SPI mode (field USART\_MODE equals 0xE or 0xF).

If PMC PCK is selected, the baud rate is independent of the processor/peripheral clock and thus processor/peripheral clock frequency can be changed without affecting the USART transfer. The PMC PCKx frequency must always be three times lower than the peripheral clock frequency.

If PMC PCK is selected (USCLKS = 2) and the SCK pin is driven (CLKO = 1), the CD field must be greater than 1.

Figure 43-2. Baud Rate Generator



#### 43.6.1.1 Baud Rate in Asynchronous Mode

If the USART is programmed to operate in Asynchronous mode, the selected clock is first divided by CD, which is field programmed in the US\_BRGR. The resulting clock is provided to the receiver as a sampling clock and then divided by 16 or 8, depending on how the OVER bit in the US\_MR is programmed.

If OVER is set, the receiver sampling is eight times higher than the baud rate clock. If OVER is cleared, the sampling is performed at 16 times the baud rate clock.

The baud rate is calculated as per the following formula:

$$\text{Baudrate} = \frac{\text{SelectedClock}}{(8(2 - \text{Over})\text{CD})}$$

This gives a maximum baud rate of peripheral clock divided by 8, assuming that the peripheral clock is the highest possible clock and that the OVER bit is set.

#### Baud Rate Calculation Example

Table 43-4 shows calculations of CD to obtain a baud rate at 38,400 bit/s for different source clock frequencies. This table also shows the actual resulting baud rate and the error.

**Table 43-4. Baud Rate Example (OVER = 0)**

Source Clock (MHz)	Expected Baud Rate (bit/s)	Calculation Result	CD	Actual Baud Rate (bit/s)	Error
3,686,400	38,400	6.00	6	38,400.00	0.00%
4,915,200	38,400	8.00	8	38,400.00	0.00%
5,000,000	38,400	8.14	8	39,062.50	1.70%
7,372,800	38,400	12.00	12	38,400.00	0.00%
8,000,000	38,400	13.02	13	38,461.54	0.16%
12,000,000	38,400	19.53	20	37,500.00	2.40%
12,288,000	38,400	20.00	20	38,400.00	0.00%
14,318,180	38,400	23.30	23	38,908.10	1.31%
14,745,600	38,400	24.00	24	38,400.00	0.00%
18,432,000	38,400	30.00	30	38,400.00	0.00%
24,000,000	38,400	39.06	39	38,461.54	0.16%
24,576,000	38,400	40.00	40	38,400.00	0.00%
25,000,000	38,400	40.69	40	38,109.76	0.76%
32,000,000	38,400	52.08	52	38,461.54	0.16%
32,768,000	38,400	53.33	53	38,641.51	0.63%
33,000,000	38,400	53.71	54	38,194.44	0.54%
40,000,000	38,400	65.10	65	38,461.54	0.16%
50,000,000	38,400	81.38	81	38,580.25	0.47%
60,000,000	38,400	97.66	98	38,265.31	0.35%
70,000,000	38,400	113.93	114	38,377.19	0.06%

The baud rate is calculated with the following formula:

$$\text{BaudRate} = f_{\text{peripheral clock}} / \text{CD} \times 16$$

The baud rate error is calculated with the following formula. It is not recommended to work with an error higher than 5%.

$$\text{Error} = 1 - \left( \frac{\text{ExpectedBaudRate}}{\text{ActualBaudRate}} \right)$$


### 43.6.1.2 Fractional Baud Rate in Asynchronous Mode

The baud rate generator is subject to the following limitation: the output frequency changes only by integer multiples of the reference frequency. An approach to this problem is to integrate a fractional N clock generator that has a high resolution. The generator architecture is modified to obtain baud rate changes by a fraction of the reference source clock. This fractional part is programmed with the FP field in the US\_BRGR. If FP is not 0, the fractional part is activated. The resolution is one eighth of the clock divider. This feature is only available when using USART normal mode. The fractional baud rate is calculated using the following formula:

$$\text{Baudrate} = \frac{\text{SelectedClock}}{\left(8(2 - \text{Over})\left(\text{CD} + \frac{\text{FP}}{8}\right)\right)}$$

The modified architecture is presented in the following [Figure 43-3](#).

**Figure 43-3. Fractional Baud Rate Generator**



### 43.6.1.3 Baud Rate in Synchronous Mode or SPI Mode

If the USART is programmed to operate in Synchronous mode, the selected clock is simply divided by the field CD in the US\_BRGR.

$$\text{BaudRate} = \frac{\text{SelectedClock}}{\text{CD}}$$

In Synchronous mode, if the external clock is selected (USCLKS = 3), the clock is provided directly by the signal on the USART SCK pin. No division is active. The value written in US\_BRGR has no effect. The external clock frequency must be at least times lower than the system clock. In Synchronous mode master (USCLKS = 0 or 1, CLKO set to 1), the receive part limits the SCK maximum frequency to in USART mode, or  $f_{\text{peripheral clock}}/6$  in SPI mode.

When either the external clock SCK or the internal clock divided (peripheral clock/DIV) is selected, the value programmed in CD must be even if the user has to ensure a 50:50 mark/space ratio on the SCK pin. When the peripheral clock is selected, the baud rate generator ensures a 50:50 duty cycle on the SCK pin, even if the value programmed in CD is odd.

## 43.6.2 Receiver and Transmitter Control

After reset, the receiver is disabled. The user must enable the receiver by setting the RXEN bit in the Control register (US\_CR). However, the receiver registers can be programmed before the receiver clock is enabled.

After reset, the transmitter is disabled. The user must enable it by setting the TXEN bit in the US\_CR. However, the transmitter registers can be programmed before being enabled.

The receiver and the transmitter can be enabled together or independently.

At any time, the software can perform a reset on the receiver or the transmitter of the USART by setting the corresponding bit, RSTRX and RSTTX respectively, in the US\_CR. The software resets clear the status flag and reset internal state machines but the user interface configuration registers hold the value configured prior to software reset. Regardless of what the receiver or the transmitter is performing, the communication is immediately stopped.

The user can also independently disable the receiver or the transmitter by setting RXDIS and TXDIS respectively in the US\_CR. If the receiver is disabled during a character reception, the USART waits until the end of reception of the current character, then the reception is stopped. If the transmitter is disabled while it is operating, the USART waits the end of transmission of both the current character and character being stored in the Transmit Holding register (US\_THR). If a timeguard is programmed, it is handled normally.

## 43.6.3 Synchronous and Asynchronous Modes


### 43.6.3.1 Transmitter Operations

The transmitter performs the same in both Synchronous and Asynchronous operating modes (SYNC = 0 or SYNC = 1). One start bit, up to 9 data bits, one optional parity bit and up to two stop bits are successively shifted out on the TXD pin at each falling edge of the programmed serial clock.

The number of data bits is selected by the CHRL field and the MODE 9 bit in US\_MR. Nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The parity bit is set according to the PAR field in US\_MR. The even, odd, space, marked or none parity bit can be configured. The MSBF field in the US\_MR configures which data bit is sent first. If written to 1, the most significant bit is sent first. If written to 0, the less significant bit is sent first. The number of stop bits is selected by the NBSTOP field in the US\_MR. The 1.5 stop bit is supported in Asynchronous mode only.

**Figure 43-4. Character Transmit**


Example: 8-bit, Parity Enabled One Stop



The characters are sent by writing in the Transmit Holding register (US\_THR). The transmitter reports two status bits in the Channel Status register (US\_CSR): TXRDY (Transmitter Ready), which indicates that US\_THR is empty and TXEMPTY, which indicates that all the characters written in US\_THR have been processed. When the current character processing is completed, the last character written in US\_THR is transferred into the Shift register of the transmitter and US\_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US\_THR while TXRDY is low has no effect and the written character is lost.


**Figure 43-5. Transmitter Status**



### 43.6.3.2 Manchester Encoder


When the Manchester encoder is in use, characters transmitted through the USART are encoded based on biphase Manchester II format. To enable this mode, set the MAN bit in the US\_MR to 1. Depending on polarity configuration, a logic level (zero or one), is transmitted as a coded signal one-to-zero or zero-to-one. Thus, a transition always occurs at the midpoint of each bit time. It consumes more bandwidth than the original NRZ signal (2x) but the receiver has more error control since the expected input must show a change at the center of a bit cell. An example of Manchester encoded sequence is: the byte 0xB1 or 10110001 encodes to 10 01 10 10 01 01 01 10, assuming the default polarity of the encoder. [Figure 43-6](#) illustrates this coding scheme.

**Figure 43-6. NRZ to Manchester Encoding**



The Manchester encoded character can also be encapsulated by adding both a configurable preamble and a start frame delimiter pattern. Depending on the configuration, the preamble is a training sequence, composed of a predefined pattern with a programmable length from 1 to 15 bit times. If the preamble length is set to 0, the preamble waveform is not generated prior to any character. The preamble pattern is chosen among the following sequences: ALL\_ONE, ALL\_ZERO, ONE\_ZERO or ZERO\_ONE, writing the field TX\_PP in the US\_MAN register, the field TX\_PL is used to configure the preamble length. [Figure 43-7](#) illustrates and defines the valid patterns. To improve flexibility, the encoding scheme can be configured using the TX\_MPOL field in the US\_MAN register. If the TX\_MPOL field is set to zero (default), a logic zero is encoded with a zero-to-one transition and a logic one is encoded with a one-to-zero transition. If the TX\_MPOL field is set to 1, a logic one is encoded with a one-to-zero transition and a logic zero is encoded with a zero-to-one transition.


**Figure 43-7. Preamble Patterns, Default Polarity Assumed**



A start frame delimiter is to be configured using the ONEBIT bit in the US\_MR. It consists of a user-defined pattern that indicates the beginning of a valid data. [Figure 43-8](#) illustrates these patterns. If the start frame delimiter, also known as the start bit, is one bit, (ONEBIT = 1), a logic zero is Manchester encoded and indicates that a new character is being sent serially on the line. If the start frame delimiter is a synchronization pattern also referred to as sync (ONEBIT to 0), a sequence of three bit times is sent serially on the line to indicate the start of a new character. The sync waveform is in itself an invalid Manchester waveform as the transition occurs at the middle of the second bit time. Two distinct sync patterns are used: the command sync and the data sync. The command sync has a logic one level for one and a half bit times, then a transition to logic zero for the second one and a half bit times. If the MODSYNC bit in the US\_MR is set to 1, the next character is a command. If it is set to 0, the next character is a data. When direct memory access is used, the MODSYNC field can be immediately updated with a modified character located in memory. To enable this mode, VAR\_SYNC bit in US\_MR must be set to 1. In this case, the MODSYNC bit in the US\_MR is bypassed and the sync configuration is held in the TXSYNH in the US\_THR. The USART character format is modified and includes sync information.




**Figure 43-8. Start Frame Delimiter**



*Drift Compensation*

Drift compensation is available only in 16X oversampling mode. An hardware recovery system allows a larger clock drift. To enable the hardware system, the bit in the USART\_MAN register must be set. If the RXD edge is one 16X clock cycle from the expected edge, this is considered as normal jitter and no corrective actions is taken. If the RXD event is between 4 and 2 clock cycles before the expected edge, then the current period is shortened by one clock cycle. If the RXD event is between 2 and 3 clock cycles after the expected edge, then the current period is lengthened by one clock cycle. These intervals are considered to be drift and so corrective actions are automatically taken.

**Figure 43-9. Bit Resynchronization**



**43.6.3.3 Asynchronous Receiver**


If the USART is programmed in Asynchronous operating mode (SYNC = 0), the receiver oversamples the RXD input line. The oversampling is either 16 or 8 times the baud rate clock, depending on the OVER bit in the US\_MR. The receiver samples the RXD line. If the line is sampled during one half of a bit time to 0, a start bit is detected and data, parity and stop bits are successively sampled on the bit rate clock.

If the oversampling is 16 (OVER = 0), a start is detected at the eighth sample to 0. Data bits, parity bit and stop bit are assumed to have a duration corresponding to 16 oversampling clock cycles. If the oversampling is 8 (OVER = 1), a start is detected at the fourth sample to 0. Data bits, parity bit and stop bit are assumed to have a duration corresponding to 8 oversampling clock cycles.

The number of data bits, first bit sent and Parity mode are selected by the same fields and bits as the transmitter, i.e., respectively CHRL, MODE9, MSBF and PAR. For the synchronization mechanism **only**, the number of stop bits has no effect on the receiver as it considers only one stop bit, regardless of the field NBSTOP, so that resynchronization between the receiver and the transmitter can occur. Moreover, as soon as the stop bit is sampled, the receiver starts looking for a new start bit so that resynchronization can also be accomplished when the transmitter is operating with one stop bit.


Figure 43-10 and Figure 43-11 illustrate start detection and character reception when USART operates in Asynchronous mode.

**Figure 43-10. Asynchronous Start Detection**



**Figure 43-11. Asynchronous Character Reception**

Example: 8-bit, Parity Enabled



#### 43.6.3.4 Manchester Decoder

When the MAN bit in the US\_MR is set to 1, the Manchester decoder is enabled. The decoder performs both preamble and start frame delimiter detection. One input line is dedicated to Manchester encoded input data.


An optional preamble sequence can be defined, its length is user-defined and totally independent of the emitter side. Use RX\_PL in US\_MAN register to configure the length of the preamble sequence. If the length is set to 0, no preamble is detected and the function is disabled. In addition, the polarity of the input stream is programmable with RX\_MPOL bit in US\_MAN register. Depending on the desired application the preamble pattern matching is to be defined via the RX\_PP field in US\_MAN. See Figure 43-7 for available preamble patterns.

Unlike preamble, the start frame delimiter is shared between Manchester Encoder and Decoder. So, if ONEBIT field is set to 1, only a zero encoded Manchester can be detected as a valid start frame delimiter. If ONEBIT is set

to 0, only a sync pattern is detected as a valid start frame delimiter. Decoder operates by detecting transition on incoming stream. If RXD is sampled during one quarter of a bit time to zero, a start bit is detected. See [Figure 43-12](#). The sample pulse rejection mechanism applies.

The RXIDLEV bit in the US\_MAN informs the USART of the receiver line idle state value (receiver line inactive). The user must define RXIDLEV to ensure reliable synchronization. By default, RXIDLEV is set to 1 (receiver line is at level 1 when there is no activity).


**Figure 43-12. Asynchronous Start Bit Detection**




The receiver is activated and starts preamble and frame delimiter detection, sampling the data at one quarter and then three quarters. If a valid preamble pattern or start frame delimiter is detected, the receiver continues decoding with the same synchronization. If the stream does not match a valid pattern or a valid start frame delimiter, the receiver resynchronizes on the next valid edge. The minimum time threshold to estimate the bit value is three quarters of a bit time.

If a valid preamble (if used) followed with a valid start frame delimiter is detected, the incoming stream is decoded into NRZ data and passed to USART for processing. [Figure 43-13](#) illustrates Manchester pattern mismatch. When incoming data stream is passed to the USART, the receiver is also able to detect Manchester code violation. A code violation is a lack of transition in the middle of a bit cell. In this case, MANE flag in the US\_CSR is raised. It is cleared by writing a 1 to the RSTSTA in the US\_CR. See [Figure 43-14](#) for an example of Manchester error detection during data phase.

**Figure 43-13. Preamble Pattern Mismatch**



**Figure 43-14. Manchester Error Flag**



When the start frame delimiter is a sync pattern (ONEBIT field to 0), both command and data delimiter are supported. If a valid sync is detected, the received character is written as RXCHR field in the US\_RHR and the RXSYNH is updated. RXCHR is set to 1 when the received character is a command, and it is set to 0 if the received character is a data. This mechanism alleviates and simplifies the direct memory access as the character contains its own sync field in the same register.


As the decoder is setup to be used in Unipolar mode, the first bit of the frame has to be a zero-to-one transition.

#### 43.6.3.5 Radio Interface: Manchester Encoded USART Application

This section describes low data rate RF transmission systems and their integration with a Manchester encoded USART. These systems are based on transmitter and receiver ICs that support ASK and FSK modulation schemes.

The goal is to perform full duplex radio transmission of characters using two different frequency carriers. See the configuration in [Figure 43-15](#).


**Figure 43-15. Manchester Encoded Characters RF Transmission**




The USART peripheral is configured as a Manchester encoder/decoder. Looking at the downstream communication channel, Manchester encoded characters are serially sent to the RF emitter. This may also include a user defined preamble and a start frame delimiter. Mostly, preamble is used in the RF receiver to distinguish between a valid data from a transmitter and signals due to noise. The Manchester stream is then modulated. See [Figure 43-16](#) for an example of ASK modulation scheme. When a logic one is sent to the ASK modulator, the power amplifier, referred to as PA, is enabled and transmits an RF signal at downstream frequency. When a logic zero is transmitted, the RF signal is turned off. If the FSK modulator is activated, two different frequencies are used to transmit data. When a logic 1 is sent, the modulator outputs an RF signal at frequency  $F_0$  and switches to  $F_1$  if the data sent is a 0. See [Figure 43-17](#).

From the receiver side, another carrier frequency is used. The RF receiver performs a bit check operation examining demodulated data stream. If a valid pattern is detected, the receiver switches to Receiving mode. The demodulated stream is sent to the Manchester decoder. Because of bit checking inside RF IC, the data transferred to the microcontroller is reduced by a user-defined number of bits. The Manchester preamble length is to be defined in accordance with the RF IC configuration.

**Figure 43-16. ASK Modulator Output**



**Figure 43-17. FSK Modulator Output**




### 43.6.3.6 Synchronous Receiver

In Synchronous mode ( $SYNC = 1$ ), the receiver samples the RXD signal on each rising edge of the baud rate clock. If a low level is detected, it is considered as a start. All data bits, the parity bit and the stop bits are sampled and the receiver waits for the next start bit. Synchronous mode operations provide a high-speed transfer capability. Configuration fields and bits are the same as in Asynchronous mode.

Figure 43-18 illustrates a character reception in Synchronous mode.

**Figure 43-18. Synchronous Mode Character Reception**


Example: 8-bit, Parity Enabled 1 Stop



### 43.6.3.7 Receiver Operations

When a character reception is completed, it is transferred to the Receive Holding register (US\_RHR) and the RXRDY bit in US\_CSR rises. If a character is completed while the RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US\_RHR and overwrites the previous one. The OVRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in the US\_CR.

**Figure 43-19. Receiver Status**



### 43.6.3.8 Parity

The USART supports five Parity modes that are selected by writing to the PAR field in the US\_MR. The PAR field also enables the Multidrop mode, see [Section 43.6.3.9 "Multidrop Mode"](#). Even and odd parity bit generation and error detection are supported.

If even parity is selected, the parity generator of the transmitter drives the parity bit to 0 if a number of 1s in the character data bit is even, and to 1 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If odd parity is selected, the parity generator of the transmitter drives the parity bit to 1 if a number of 1s in the character data bit is even, and to 0 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If the mark parity is used, the parity generator of the transmitter drives the parity bit to 1 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 0. If the space parity is used, the parity generator of the transmitter drives the parity bit to 0 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 1. If parity is disabled, the transmitter does not generate any parity bit and the receiver does not report any parity error.


[Table 43-5](#) shows an example of the parity bit for the character 0x41 (character ASCII "A") depending on the configuration of the USART. Because there are two bits set to 1 in the character value, the parity bit is set to 1 when the parity is odd, or configured to 0 when the parity is even.

**Table 43-5. Parity Bit Examples**

Character	Hexadecimal	Binary	Parity Bit	Parity Mode
A	0x41	0100 0001	1	Odd
A	0x41	0100 0001	0	Even
A	0x41	0100 0001	1	Mark
A	0x41	0100 0001	0	Space
A	0x41	0100 0001	None	None

When the receiver detects a parity error, it sets the PARE (Parity Error) bit in the US\_CSR. The PARE bit can be cleared by writing a 1 to the RSTSTA bit in the US\_CR. [Figure 43-20](#) illustrates the parity bit status setting and clearing.

**Figure 43-20. Parity Error**



### 43.6.3.9 Multidrop Mode

If the value 0x6 or 0x07 is written to the PAR field in the US\_MR, the USART runs in Multidrop mode. This mode differentiates the data characters and the address characters. Data is transmitted with the parity bit at 0 and addresses are transmitted with the parity bit at 1.

If the USART is configured in Multidrop mode, the receiver sets the PARE parity error bit when the parity bit is high and the transmitter is able to send a character with the parity bit high when a 1 is written to the SENTA bit in the US\_CR.

To handle parity error, the PARE bit is cleared when a 1 is written to the RSTSTA bit in the US\_CR.

The transmitter sends an address byte (parity bit set) when SENDA is written to in the US\_CR. In this case, the next byte written to the US\_THR is transmitted as an address. Any character written in the US\_THR without having written the command SENDA is transmitted normally with the parity at 0.

### 43.6.3.10 Transmitter Timeguard

The timeguard feature enables the USART interface with slow remote devices.

The timeguard function enables the transmitter to insert an idle state on the TXD line between two characters. This idle state actually acts as a long stop bit.

The duration of the idle state is programmed in the TG field of the Transmitter Timeguard register (US\_TTGR). When this field is written to zero no timeguard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in TG in addition to the number of stop bits.

As illustrated in [Figure 43-21](#), the behavior of TXRDY and TXEMPTY status bits is modified by the programming of a timeguard. TXRDY rises only when the start bit of the next character is sent, and thus remains to 0 during the timeguard transmission if a character has been written in US\_THR. TXEMPTY remains low until the timeguard transmission is completed as the timeguard is part of the current character being transmitted.

**Figure 43-21. Timeguard Operations**






Table 43-6 indicates the maximum length of a timeguard period that the transmitter can handle in relation to the function of the baud rate.

**Table 43-6. Maximum Timeguard Length Depending on Baud Rate**

Baud Rate (bit/s)	Bit Time ( $\mu$ s)	Timeguard (ms)
1,200	833	212.50
9,600	104	26.56
14,400	69.4	17.71
19,200	52.1	13.28
28,800	34.7	8.85
38,400	26	6.63
56,000	17.9	4.55
57,600	17.4	4.43
115,200	8.7	2.21

#### 43.6.3.11 Receiver Time-out

The Receiver Time-out provides support in handling variable-length frames. This feature detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the US\_CSR rises and can generate an interrupt, thus indicating to the driver an end of frame.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of the Receiver Time-out register (US\_RTOR). If the TO field is written to 0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in the US\_CSR remains at 0. Otherwise, the receiver loads a 16-bit counter with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in US\_CSR rises. Then, the user can either:

- Stop the counter clock until a new character is received. This is performed by writing a 1 to the STTTO (Start Time-out) bit in the US\_CR. In this case, the idle state on RXD before a new character is received will not provide a time-out. This prevents having to handle an interrupt before a character is received and allows waiting for the next idle state on RXD after a frame is received.
- Obtain an interrupt while no character is received. This is performed by writing a 1 to the RETTO (Reload and Start Time-out) bit in the US\_CR. If RETTO is performed, the counter starts counting down immediately from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for example when no key is pressed on a keyboard.

If STTTO is performed, the counter clock is stopped until a first character is received. The idle state on RXD before the start of the frame does not provide a time-out. This prevents having to obtain a periodic interrupt and enables a wait of the end of frame when the idle state on RXD is detected.

If RETTO is performed, the counter starts counting down immediately from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for example when no key is pressed on a keyboard.

Figure 43-22 shows the block diagram of the Receiver Time-out feature.

**Figure 43-22. Receiver Time-out Block Diagram**




Table 43-7 gives the maximum time-out period for some standard baud rates.

**Table 43-7. Maximum Time-out Period**


Baud Rate (bit/s)	Bit Time ( $\mu\text{s}$ )	Time-out (ms)
600	1,667	109,225
1,200	833	54,613
2,400	417	27,306
4,800	208	13,653
9,600	104	6,827
14,400	69	4,551
19,200	52	3,413
28,800	35	2,276
38,400	26	1,704
56,000	18	1,170
57,600	17	1,138
200,000	5	328

### 43.6.3.12 Framing Error

The receiver is capable of detecting framing errors. A framing error happens when the stop bit of a received character is detected at level 0. This can occur if the receiver and the transmitter are fully desynchronized.

A framing error is reported on the FRAME bit of US\_CSR. The FRAME bit is asserted in the middle of the stop bit as soon as the framing error is detected. It is cleared by writing a 1 to the RSTSTA bit in the US\_CR.

**Figure 43-23. Framing Error Status**



### 43.6.3.13 Transmit Break

The user can request the transmitter to generate a break condition on the TXD line. A break condition drives the TXD line low during at least one complete character. It appears the same as a 0x00 character sent with the parity and the stop bits at 0. However, the transmitter holds the TXD line at least during one character until the user requests the break condition to be removed.

A break is transmitted by writing a 1 to the STTBK bit in the US\_CR. This can be performed at any time, either while the transmitter is empty (no character in either the Shift register or in US\_THR) or when a character is being transmitted. If a break is requested while a character is being shifted out, the character is first completed before the TXD line is held low.

Once STTBK command is requested further STTBK commands are ignored until the end of the break is completed.

The break condition is removed by writing a 1 to the STPBK bit in the US\_CR. If the STPBK is requested before the end of the minimum break duration (one character, including start, data, parity and stop bits), the transmitter ensures that the break condition completes.

The transmitter considers the break as though it is a character, i.e., the STTBK and STPBK commands are processed only if the TXRDY bit in US\_CSR is to 1 and the start of the break condition clears the TXRDY and TXEMPTY bits as if a character is processed.


Writing US\_CR with both STTBK and STPBK bits to 1 can lead to an unpredictable result. All STPBK commands requested without a previous STTBK command are ignored. A byte written into the Transmit Holding register while a break is pending, but not started, is ignored.

After the break condition, the transmitter returns the TXD line to 1 for a minimum of 12 bit times. Thus, the transmitter ensures that the remote receiver detects correctly the end of break and the start of the next character. If the timeguard is programmed with a value higher than 12, the TXD line is held high for the timeguard period.

After holding the TXD line for this period, the transmitter resumes normal operations.

Figure 43-24 illustrates the effect of both the Start Break (STTBK) and Stop Break (STPBK) commands on the TXD line.

**Figure 43-24. Break Transmission**



#### 43.6.3.14 Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. This corresponds to detecting a framing error with data to 0x00, but FRAME remains low.


When the low stop bit is detected, the receiver asserts the RXBRK bit in US\_CSR. This bit may be cleared by writing a 1 to the RSTSTA bit in the US\_CR.

An end of receive break is detected by a high level for at least 2/16 of a bit period in Asynchronous operating mode or one sample at high level in Synchronous operating mode. The end of break detection also asserts the RXBRK bit.

#### 43.6.3.15 Hardware Handshaking

The USART features a hardware handshaking out-of-band flow control. The RTS and CTS pins are used to connect with the remote device, as shown in Figure 43-25.

**Figure 43-25. Connection with a Remote Device for Hardware Handshaking**



Setting the USART to operate with hardware handshaking is performed by writing the USART\_MODE field in US\_MR to the value 0x2.

The USART behavior when hardware handshaking is enabled is the same as the behavior in standard Synchronous or Asynchronous mode, except that the receiver drives the RTS pin as described below and the level on the CTS pin modifies the behavior of the transmitter as described below. The transmitter can handle hardware handshaking in any case.

**Figure 43-26. Receiver Behavior when Operating with Hardware Handshaking**




Figure 43-27 shows how the transmitter operates if hardware handshaking is enabled. The CTS pin disables the transmitter. If a character is being processed, the transmitter is disabled only after the completion of the current character and transmission of the next character happens as soon as the pin CTS falls.

**Figure 43-27. Transmitter Behavior when Operating with Hardware Handshaking**



#### 43.6.4 ISO7816 Mode

The USART features an ISO7816-compatible operating mode. This mode permits interfacing with smart cards and Security Access Modules (SAM) communicating through an ISO7816 link. Both T = 0 and T = 1 protocols defined by the ISO7816 specification are supported.


Setting the USART in ISO7816 mode is performed by writing the USART\_MODE field in US\_MR to the value 0x4 for protocol T = 0 and to the value 0x5 for protocol T = 1.

##### 43.6.4.1 ISO7816 Mode Overview

The ISO7816 is a half duplex communication on only one bidirectional line. The baud rate is determined by a division of the clock provided to the remote device (see Section 43.6.1 "Baud Rate Generator").

The USART connects to a smart card as shown in Figure 43-28. The TXD line becomes bidirectional and the baud rate generator feeds the ISO7816 clock on the SCK pin. As the TXD pin becomes bidirectional, its output remains driven by the output of the transmitter but only when the transmitter is active while its input is directed to the input of the receiver. The USART is considered as the master of the communication as it generates the clock.

**Figure 43-28. Connection of a Smart Card to the USART**



When operating in ISO7816, either in T = 0 or T = 1 modes, the character format is fixed. The configuration is 8 data bits, even parity and 1 or 2 stop bits, regardless of the values programmed in the CHRL, MODE9, PAR and CHMODE fields. MSBF can be used to transmit LSB or MSB first. Parity Bit (PAR) can be used to transmit in normal or inverse mode. Refer to Section 43.7.3 "USART Mode Register" and "PAR: Parity Type".

The USART cannot operate concurrently in both Receiver and Transmitter modes as the communication is unidirectional at a time. It has to be configured according to the required mode by enabling or disabling either the

receiver or the transmitter as desired. Enabling both the receiver and the transmitter at the same time in ISO7816 mode may lead to unpredictable results.

The ISO7816 specification defines an inverse transmission format. Data bits of the character must be transmitted on the I/O line at their negative value.

#### 43.6.4.2 Protocol T = 0


In T = 0 protocol, a character is made up of one start bit, eight data bits, one parity bit and one guard time, which lasts two bit times. The transmitter shifts out the bits and does not drive the I/O line during the guard time.

If no parity error is detected, the I/O line remains at 1 during the guard time and the transmitter can continue with the transmission of the next character, as shown in Figure 43-29.


If a parity error is detected by the receiver, it drives the I/O line to 0 during the guard time, as shown in Figure 43-30. This error bit is also named NACK, for Non Acknowledge. In this case, the character lasts 1 bit time more, as the guard time length is the same and is added to the error bit time which lasts 1 bit time.

When the USART is the receiver and it detects an error, it does not load the erroneous character in the Receive Holding register (US\_RHR). It appropriately sets the PARE bit in the Status register (US\_SR) so that the software can handle the error.

**Figure 43-29. T = 0 Protocol without Parity Error**



**Figure 43-30. T = 0 Protocol with Parity Error**



#### Receive Error Counter

The USART receiver also records the total number of errors. This can be read in the Number of Error (US\_NER) register. The NB\_ERRORS field can record up to 255 errors. Reading US\_NER automatically clears the NB\_ERRORS field.

#### Receive NACK Inhibit

The USART can also be configured to inhibit an error. This can be achieved by setting the INACK bit in US\_MR. If INACK is to 1, no error signal is driven on the I/O line even if a parity bit is detected.

Moreover, if INACK is set, the erroneous received character is stored in the Receive Holding register, as if no error occurred and the RXRDY bit does rise.

#### Transmit Character Repetition

When the USART is transmitting a character and gets a NACK, it can automatically repeat the character before moving on to the next one. Repetition is enabled by writing the MAX\_ITERATION field in the US\_MR at a value higher than 0. Each character can be transmitted up to eight times; the first transmission plus seven repetitions.

If MAX\_ITERATION does not equal zero, the USART repeats the character as many times as the value loaded in MAX\_ITERATION.

When the USART repetition number reaches MAX\_ITERATION and the last repeated character is not acknowledged, the ITER bit is set in US\_CSR. If the repetition of the character is acknowledged by the receiver, the repetitions are stopped and the iteration counter is cleared.

The ITER bit in US\_CSR can be cleared by writing a 1 to the RSTIT bit in the US\_CR.

#### Disable Successive Receive NACK

The receiver can limit the number of successive NACKs sent back to the remote transmitter. This is programmed by setting the bit DSNACK in the US\_MR. The maximum number of NACKs transmitted is programmed in the MAX\_ITERATION field. As soon as MAX\_ITERATION is reached, no error signal is driven on the I/O line and the ITER bit in the US\_CSR is set.


#### 43.6.4.3 Protocol T = 1

When operating in ISO7816 protocol T = 1, the transmission is similar to an asynchronous format with only one stop bit. The parity is generated when transmitting and checked when receiving. Parity error detection sets the PARE bit in the US\_CSR.

#### 43.6.5 RS485 Mode

The USART features the RS485 mode to enable line driver control. While operating in RS485 mode, the USART behaves as though in Asynchronous or Synchronous mode and configuration of all the parameters is possible. The difference is that the RTS pin is driven high when the transmitter is operating. The behavior of the RTS pin is controlled by the TXEMPTY bit. A typical connection of the USART to an RS485 bus is shown in [Figure 43-31](#).


**Figure 43-31. Typical Connection to a RS485 Bus**



The USART is set in RS485 mode by writing the value 0x1 to the USART\_MODE field in US\_MR.

The RTS pin is at a level inverse to the TXEMPTY bit. Significantly, the RTS pin remains high when a timeguard is programmed so that the line can remain driven after the last character completion. [Figure 43-32](#) gives an example of the RTS waveform during a character transmission when the timeguard is enabled.

**Figure 43-32. Example of RTS Drive with Timeguard**





## 43.6.6 SPI Mode

The Serial Peripheral Interface (SPI) mode is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the “master” which controls the data flow, while the other devices act as “slaves” which have data shifted into and out by the master. Different CPUs can take turns being masters and one master may simultaneously shift data into multiple slaves. (Multiple master protocol is the opposite of single master protocol, where one CPU is always the master while all of the others are always slaves.) However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when its NSS signal is asserted by the master. The USART in SPI Master mode can address only one SPI slave because it can generate only one NSS signal.

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input of the slave.
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

### 43.6.6.1 Modes of Operation

The USART can operate in SPI Master mode or in SPI Slave mode.

Operation in SPI Master mode is programmed by writing 0xE to the USART\_MODE field in US\_MR. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS

Operation in SPI Slave mode is programmed by writing to 0xF the USART\_MODE field in US\_MR. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredictable behavior, any change of the SPI mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See [Section 43.6.6.4](#)).

### 43.6.6.2 Baud Rate

In SPI mode, the baud rate generator operates in the same way as in USART Synchronous mode. See [Section 43.6.1.3 “Baud Rate in Synchronous Mode or SPI Mode”](#). However, there are some restrictions:

In SPI Master mode:

- The external clock SCK must not be selected ( $USCLKS \neq 0x3$ ), and the bit CLKO must be set to 1 in the US\_MR, in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD must be superior or equal to 6.

- If the divided peripheral clock is selected, the value programmed in CD must be even to ensure a 50:50 mark/space ratio on the SCK pin, this value can be odd if the peripheral clock is selected.

In SPI Slave mode:

- The external clock (SCK) selection is forced regardless of the value of the USCLKS field in the US\_MR. Likewise, the value written in US\_BRGR has no effect, because the clock is provided directly by the signal on the USART SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the external clock (SCK) frequency must be at least 6 times lower than the system clock.

#### 43.6.6.3 Data Transfer

Up to nine data bits are successively shifted out on the TXD pin at each rising or falling edge (depending of CPOL and CPHA) of the programmed serial clock. There is no Start bit, no Parity bit and no Stop bit.


The number of data bits is selected by the CHRL field and the MODE 9 bit in the US\_MR. The nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The MSB data bit is always sent first in SPI mode (Master or Slave).

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the US\_MR. The clock phase is programmed with the CPHA bit. These two parameters determine the edges of the clock signal upon which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are used and fixed in different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.


**Table 43-8. SPI Bus Protocol Mode**

SPI Bus Protocol Mode	CPOL	CPHA
0	0	1
1	0	0
2	1	1
3	1	0

**Figure 43-33. SPI Transfer Format (CPHA = 1, 8 bits per transfer)**



**Figure 43-34. SPI Transfer Format (CPHA = 0, 8 bits per transfer)**



#### 43.6.6.4 Receiver and Transmitter Control

See [Section 43.6.2 "Receiver and Transmitter Control"](#)

#### 43.6.6.5 Character Transmission

The characters are sent by writing in the Transmit Holding register (US\_THR).

The transmitter reports two status bits in US\_CSR: TXRDY (Transmitter Ready), which indicates that US\_THR is empty and TXEMPTY, which indicates that all the characters written in US\_THR have been processed. When the current character processing is completed, the last character written in US\_THR is transferred into the Shift register of the transmitter and US\_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US\_THR while TXRDY is low has no effect and the written character is lost.

If the USART is in SPI Slave mode and if a character must be sent while the US\_THR is empty, the UNRE (Underrun Error) bit is set. The TXD transmission line stays at high level during all this time. The UNRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in US\_CR.

In SPI Master mode, the slave select line (NSS) is asserted at low level one  $t_{bit}$  ( $t_{bit}$  being the nominal time required to transmit a bit) before the transmission of the MSB bit and released at high level one  $t_{bit}$  after the transmission of the LSB bit. So, the slave select line (NSS) is always released between each character transmission and a minimum delay of three  $t_{bit}$  always inserted. However, in order to address slave devices supporting the CSAAT mode (Chip Select Active After Transfer), the slave select line (NSS) can be forced at low level by writing a 1 to the RTSEN bit in the US\_CR. The slave select line (NSS) can be released at high level only by writing a 1 to the RTSDIS bit in the US\_CR (for example, when all data have been transferred to the slave device).

In SPI Slave mode, the transmitter does not require a falling edge of the slave select line (NSS) to initiate a character transmission but only a low level. However, this low level must be present on the slave select line (NSS) at least one  $t_{bit}$  before the first serial clock cycle corresponding to the MSB bit.

#### 43.6.6.6 Character Reception

When a character reception is completed, it is transferred to the Receive Holding register (US\_RHR) and the RXRDY bit in the Status register (US\_CSR) rises. If a character is completed while RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US\_RHR and overwrites the previous one. The OVRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in the US\_CR.

To ensure correct behavior of the receiver in SPI Slave mode, the master device sending the frame must ensure a minimum delay of one  $t_{bit}$  between each character transmission. The receiver does not require a falling edge of the slave select line (NSS) to initiate a character reception but only a low level. However, this low level must be present on the slave select line (NSS) at least one  $t_{bit}$  before the first serial clock cycle corresponding to the MSB bit.

#### 43.6.6.7 Receiver Timeout

Because the receiver baud rate clock is active only during data transfers in SPI mode, a receiver timeout is impossible in this mode, whatever the time-out value is (field TO) in the US\_RTOR.

### 43.6.7 LIN Mode

The LIN mode provides master node and slave node connectivity on a LIN bus.

The LIN (Local Interconnect Network) is a serial communication protocol which efficiently supports the control of mechatronic nodes in distributed automotive applications.

The main properties of the LIN bus are:

- Single master/multiple slaves concept
- Low-cost silicon implementation based on common UART/SCI interface hardware, an equivalent in software, or as a pure state machine.

- Self synchronization without quartz or ceramic resonator in the slave nodes
- Deterministic signal transmission
- Low cost single-wire implementation
- Speed up to 20 kbit/s

LIN provides cost efficient bus communication where the bandwidth and versatility of CAN are not required. The LIN mode enables processing LIN frames with a minimum of action from the microprocessor.

#### 43.6.7.1 Modes of Operation

The USART can act either as a LIN master node or as a LIN slave node.

The node configuration is chosen by setting the USART\_MODE field in the USART Mode register (US\_MR):

- LIN master node (USART\_MODE = 0xA)
- LIN slave node (USART\_MODE = 0xB)

In order to avoid unpredictable behavior, any change of the LIN node configuration must be followed by a software reset of the transmitter and of the receiver (except the initial node configuration after a hardware reset). (See [Section 43.6.7.3.](#))

#### 43.6.7.2 Baud Rate Configuration

See [Section 43.6.1.1 "Baud Rate in Asynchronous Mode"](#)

- LIN master node: The baud rate is configured in US\_BRGR.
- LIN slave node: The initial baud rate is configured in US\_BRGR. This configuration is automatically copied in the LIN Baud Rate register (US\_LINBRR) when writing US\_BRGR. After the synchronization procedure, the baud rate is updated in US\_LINBRR.

#### 43.6.7.3 Receiver and Transmitter Control

See [Section 43.6.2 "Receiver and Transmitter Control"](#)

#### 43.6.7.4 Character Transmission

See [Section 43.6.3.1 "Transmitter Operations"](#).

#### 43.6.7.5 Character Reception

See [Section 43.6.3.7 "Receiver Operations"](#).

#### 43.6.7.6 Header Transmission (Master Node Configuration)

All the LIN frames start with a header which is sent by the master node and consists of a Synch Break Field, Synch Field and Identifier Field.

So in master node configuration, the frame handling starts with the sending of the header.

The header is transmitted as soon as the identifier is written in the LIN Identifier register (US\_LINIR). At this moment the flag TXRDY falls.


The Break Field, the Synch Field and the Identifier Field are sent automatically one after the other.

The Break Field consists of 13 dominant bits and 1 recessive bit, the Synch Field is the character 0x55 and the Identifier corresponds to the character written in the LIN Identifier register (US\_LINIR). The Identifier parity bits can be automatically computed and sent (see [Section 43.6.7.9 "Identifier Parity"](#)).

The flag TXRDY rises when the identifier character is transferred into the Shift register of the transmitter.

As soon as the Synch Break Field is transmitted, the flag LINBK in US\_CSR is set to 1. Likewise, as soon as the Identifier Field is sent, the flag bit LINID in the US\_CSR is set to 1. These flags are reset by writing a 1 to the bit RSTSTA in US\_CR.

**Figure 43-35. Header Transmission**



#### 43.6.7.7 Header Reception (Slave Node Configuration)

All the LIN frames start with a header which is sent by the master node and consists of a Synch Break Field, Synch Field and Identifier Field.

In slave node configuration, the frame handling starts with the reception of the header.

The USART uses a break detection threshold of 11 nominal bit times at the actual baud rate. At any time, if 11 consecutive recessive bits are detected on the bus, the USART detects a Break Field. As long as a Break Field has not been detected, the USART stays idle and the received data are not taken in account.

When a Break Field has been detected, the flag LINBK in US\_CSR is set to 1 and the USART expects the Synch Field character to be 0x55. This field is used to update the actual baud rate in order to stay synchronized (see [Section 43.6.7.8 "Slave Node Synchronization"](#)). If the received Synch character is not 0x55, an Inconsistent Synch Field error is generated (see [Section 43.6.7.14 "LIN Errors"](#)).


After receiving the Synch Field, the USART expects to receive the Identifier Field.

When the Identifier Field has been received, the flag bit LINID in the US\_CSR is set to 1. At this moment the field IDCHR in the LIN Identifier register (US\_LINIR) is updated with the received character. The Identifier parity bits can be automatically computed and checked (see [Section 43.6.7.9 "Identifier Parity"](#)).

If the Header is not entirely received within the time given by the maximum length of the header  $t_{Header\_Maximum}$ , the error flag LINHTE in the US\_CSR is set to 1.

The flag bits LINID, LINBK and LINHTE are reset by writing a 1 to the bit RSTSTA in US\_CR.


**Figure 43-36. Header Reception**



#### 43.6.7.8 Slave Node Synchronization

The synchronization is done only in slave node configuration. The procedure is based on time measurement between falling edges of the Synch Field. The falling edges are available in distances of 2, 4, 6 and 8 bit times.

**Figure 43-37. Synch Field**



The time measurement is made by a 19-bit counter clocked by the sampling clock (see [Section 43.6.1 "Baud Rate Generator"](#)).

When the start bit of the Synch Field is detected, the counter is reset. Then during the next eight  $t_{bit}$  of the Synch Field, the counter is incremented. At the end of these eight  $t_{bit}$ , the counter is stopped. At this moment, the 16 most significant bits of the counter (value divided by 8) give the new clock divider (LINCD) and the three least significant bits of this value (the remainder) give the new fractional part (LINFPP).


Once the Synch Field has been entirely received, the clock divider (LINCD) and the fractional part (LINFPP) are updated in the LIN Baud Rate register (US\_LINBRR) with the computed values, if the Synchronization is not disabled by the SYNCDIS bit in the LIN Mode register (US\_LINMR).

After reception of the Synch Field:

- If it appears that the computed baud rate deviation compared to the initial baud rate is superior to the maximum tolerance  $FTol\_Unsynch$  ( $\pm 15\%$ ), then the clock divider (LINCD) and the fractional part (LINFPP) are not updated, and the error flag LINSTE in US\_CSR is set to 1.
- If it appears that the sampled Synch character is not equal to 0x55, then the clock divider (LINCD) and the fractional part (LINFPP) are not updated, and the error flag LINISFE in US\_CSR is set to 1.

Flags LINSTE and LINISFE are reset by writing bit RSTSTA to 1 in US\_CR.

**Figure 43-38. Slave Node Synchronization**



The accuracy of the synchronization depends on several parameters:

- Nominal clock frequency ( $f_{Nom}$ ) (the theoretical slave node clock frequency)
- Baud Rate
- Oversampling (Over = 0 => 16X or Over = 0 => 8X)

The following formula is used to compute the deviation of the slave bit rate relative to the master bit rate after synchronization ( $f_{SLAVE}$  is the real slave node clock frequency):

$$\text{Baudrate\_deviation} = \left( 100 \times \frac{[\alpha \times 8 \times (2 - \text{Over}) + \beta] \times \text{Baudrate}}{8 \times f_{SLAVE}} \right) \%$$

$$\text{Baudrate\_deviation} = \left( 100 \times \frac{[\alpha \times 8 \times (2 - \text{Over}) + \beta] \times \text{Baudrate}}{8 \times \left( \frac{f_{TOL\_UNSYNCH}}{100} \right) \times f_{Nom}} \right) \%$$

$$-0.5 \leq \alpha \leq +0.5 \quad -1 < \beta < +1$$

$f_{TOL\_UNSYNCH}$  is the deviation of the real slave node clock from the nominal clock frequency. The LIN Standard imposes that it must not exceed  $\pm 15\%$ . The LIN Standard imposes also that for communication between two nodes, their bit rate must not differ by more than  $\pm 2\%$ . This means that the baudrate\_deviation must not exceed  $\pm 1\%$ .

It follows from that, a minimum value for the nominal clock frequency:

$$f_{Nom}(\text{min}) = \left( 100 \times \frac{[0.5 \times 8 \times (2 - \text{Over}) + 1] \times \text{Baudrate}}{8 \times \left( \frac{-15}{100} + 1 \right) \times 1\%} \right) \text{Hz}$$



Examples:

- Baud rate = 20 kbit/s, OVER = 0 (Oversampling 16X) =>  $f_{\text{Nom}}(\text{min}) = 2.64 \text{ MHz}$
- Baud rate = 20 kbit/s, OVER = 1 (Oversampling 8X) =>  $f_{\text{Nom}}(\text{min}) = 1.47 \text{ MHz}$
- Baud rate = 1 kbit/s, OVER = 0 (Oversampling 16X) =>  $f_{\text{Nom}}(\text{min}) = 132 \text{ kHz}$
- Baud rate = 1 kbit/s, OVER = 1 (Oversampling 8X) =>  $f_{\text{Nom}}(\text{min}) = 74 \text{ kHz}$

#### 43.6.7.9 Identifier Parity

A protected identifier consists of two subfields: the identifier and the identifier parity. Bits 0 to 5 are assigned to the identifier and bits 6 and 7 are assigned to the parity.

The USART interface can generate/check these parity bits, but this feature can also be disabled. The user can choose between two modes by the PARDIS bit of US\_LINMR:

- PARDIS = 0:
  - During header transmission, the parity bits are computed and sent with the six least significant bits of the IDCHR field of the LIN Identifier register (US\_LINIR). The bits 6 and 7 of this register are discarded.
  - During header reception, the parity bits of the identifier are checked. If the parity bits are wrong, an Identifier Parity error occurs (see [Section 43.6.3.8](#)). Only the six least significant bits of the IDCHR field are updated with the received Identifier. The bits 6 and 7 are stuck to 0.
- PARDIS = 1:
  - During header transmission, all the bits of the IDCHR field of the LIN Identifier register (US\_LINIR) are sent on the bus.
  - During header reception, all the bits of the IDCHR field are updated with the received Identifier.

#### 43.6.7.10 Node Action

Depending on the identifier, the node is affected – or not – by the LIN response. Consequently, after sending or receiving the identifier, the USART must be configured. There are three possible configurations:

- PUBLISH: the node sends the response.
- SUBSCRIBE: the node receives the response.
- IGNORE: the node is not concerned by the response, it does not send and does not receive the response.

This configuration is made by the field Node Action (NACT) in the US\_LINMR (see [Section 43.7.29](#)).

Example: a LIN cluster that contains a master and two slaves:

- Data transfer from the master to the slave1 and to the slave2:  
NACT(master)=PUBLISH  
NACT(slave1)=SUBSCRIBE  
NACT(slave2)=SUBSCRIBE
- Data transfer from the master to the slave1 only:  
NACT(master)=PUBLISH  
NACT(slave1)=SUBSCRIBE  
NACT(slave2)=IGNORE
- Data transfer from the slave1 to the master:  
NACT(master)=SUBSCRIBE  
NACT(slave1)=PUBLISH  
NACT(slave2)=IGNORE
- Data transfer from the slave1 to the slave2:  
NACT(master)=IGNORE

NACT(slave1)=PUBLISH

NACT(slave2)=SUBSCRIBE

- Data transfer from the slave2 to the master and to the slave1:

NACT(master)=SUBSCRIBE

NACT(slave1)=SUBSCRIBE

NACT(slave2)=PUBLISH

#### 43.6.7.11 Response Data Length

The LIN response data length is the number of data fields (bytes) of the response excluding the checksum.


The response data length can either be configured by the user or be defined automatically by bits 4 and 5 of the Identifier (compatibility to LIN Specification 1.1). The user can choose between these two modes by the DLM bit of US\_LINMR:

- DLM = 0: The response data length is configured by the user via the DLC field of US\_LINMR. The response data length is equal to (DLC + 1) bytes. DLC can be programmed from 0 to 255, so the response can contain from 1 data byte up to 256 data bytes.
- DLM = 1: The response data length is defined by the Identifier (IDCHR in US\_LINIR) according to the table below. The DLC field of US\_LINMR is discarded. The response can contain 2 or 4 or 8 data bytes.

**Table 43-9. Response Data Length if DLM = 1**

IDCHR[5]	IDCHR[4]	Response Data Length [Bytes]
0	0	2
0	1	2
1	0	4
1	1	8

**Figure 43-39. Response Data Length**



#### 43.6.7.12 Checksum

The last field of a frame is the checksum. The checksum contains the inverted 8-bit sum with carry, over all data bytes or all data bytes and the protected identifier. Checksum calculation over the data bytes only is called classic checksum and it is used for communication with LIN 1.3 slaves. Checksum calculation over the data bytes and the protected identifier byte is called enhanced checksum and it is used for communication with LIN 2.0 slaves.

The USART can be configured to:

- Send/Check an Enhanced checksum automatically (CHKDIS = 0 & CHKTYP = 0)
- Send/Check a Classic checksum automatically (CHKDIS = 0 & CHKTYP = 1)
- Not send/check a checksum (CHKDIS = 1)

This configuration is made by the Checksum Type (CHKTYP) and Checksum Disable (CHKDIS) fields of US\_LINMR.

If the checksum feature is disabled, the user can send it manually all the same, by considering the checksum as a normal data byte and by adding 1 to the response data length (see [Section 43.6.7.11](#)).

#### 43.6.7.13 Frame Slot Mode

This mode is useful only for master nodes. It complies with the following rule: each frame slot should be longer than or equal to  $t_{\text{Frame\_Maximum}}$ .

If the Frame slot mode is enabled (FSDIS = 0) and a frame transfer has been completed, the TXRDY flag is set again only after  $t_{\text{Frame\_Maximum}}$  delay, from the start of frame. So the master node cannot send a new header if the frame slot duration of the previous frame is inferior to  $t_{\text{Frame\_Maximum}}$ .

If the Frame slot mode is disabled (FSDIS = 1) and a frame transfer has been completed, the TXRDY flag is set again immediately.

The  $t_{\text{Frame\_Maximum}}$  is calculated as below:

If the Checksum is sent (CHKDIS = 0):

$$t_{\text{Header\_Nominal}} = 34 \times t_{\text{bit}}$$

$$t_{\text{Response\_Nominal}} = 10 \times (\text{NData} + 1) \times t_{\text{bit}}$$

$$t_{\text{Frame\_Maximum}} = 1.4 \times (t_{\text{Header\_Nominal}} + t_{\text{Response\_Nominal}} + 1)^{(1)}$$

$$t_{\text{Frame\_Maximum}} = 1.4 \times (34 + 10 \times (\text{DLC} + 1 + 1) + 1) \times t_{\text{bit}}$$

$$t_{\text{Frame\_Maximum}} = (77 + 14 \times \text{DLC}) \times t_{\text{bit}}$$

If the Checksum is not sent (CHKDIS = 1):

$$t_{\text{Header\_Nominal}} = 34 \times t_{\text{bit}}$$

$$t_{\text{Response\_Nominal}} = 10 \times \text{NData} \times t_{\text{bit}}$$


$$t_{\text{Frame\_Maximum}} = 1.4 \times (t_{\text{Header\_Nominal}} + t_{\text{Response\_Nominal}} + 1)^{(1)}$$

$$t_{\text{Frame\_Maximum}} = 1.4 \times (34 + 10 \times (\text{DLC} + 1) + 1) \times t_{\text{bit}}$$

$$t_{\text{Frame\_Maximum}} = (63 + 14 \times \text{DLC}) \times t_{\text{bit}}$$

Note: 1. The term “+1” leads to an integer result for  $t_{\text{Frame\_Maximum}}$  (LIN Specification 1.3).

Figure 43-40. Frame Slot Mode



#### 43.6.7.14 LIN Errors

##### Bit Error

This error is generated in master of slave node configuration, when the USART is transmitting and if the transmitted value on the Tx line is different from the value sampled on the Rx line. If a bit error is detected, the transmission is aborted at the next byte border.

This error is reported by flag LINBE in US\_CSR.

#### *Inconsistent Synch Field Error*

This error is generated in slave node configuration, if the Synch Field character received is other than 0x55.

This error is reported by flag LINISFE in the US\_CSR.

#### *Identifier Parity Error*

This error is generated in slave node configuration, if the parity of the identifier is wrong. This error can be generated only if the parity feature is enabled (PARDIS = 0).

This error is reported by flag LINIPE in the US\_CSR.

#### *Checksum Error*

This error is generated in master of slave node configuration, if the received checksum is wrong. This flag can be set to 1 only if the checksum feature is enabled (CHKDIS = 0).

This error is reported by flag LINCCE in the US\_CSR.

#### *Slave Not Responding Error*

This error is generated in master of slave node configuration, when the USART expects a response from another node (NACT = SUBSCRIBE) but no valid message appears on the bus within the time given by the maximum length of the message frame,  $t_{\text{Frame\_Maximum}}$  (see [Section 43.6.7.13](#)). This error is disabled if the USART does not expect any message (NACT = PUBLISH or NACT = IGNORE).

This error is reported by flag LINSNRE in the US\_CSR.

#### *Synch Tolerance Error*

This error is generated in slave node configuration if, after the clock synchronization procedure, it appears that the computed baudrate deviation compared to the initial baudrate is superior to the maximum tolerance FTol\_Unsynch ( $\pm 15\%$ ).

This error is reported by flag LINSTE in the US\_CSR.

#### *Header Timeout Error*

This error is generated in slave node configuration, if the Header is not entirely received within the time given by the maximum length of the Header,  $t_{\text{Header\_Maximum}}$ .

This error is reported by flag LINHTE in the US\_CSR.

### 43.6.7.15 LIN Frame Handling


#### master Node Configuration

- Write TXEN and RXEN in US\_CR to enable both the transmitter and the receiver.
- Write USART\_MODE in US\_MR to select the LIN mode and the master node configuration.
- Write CD and FP in US\_BRGR to configure the baud rate.
- Write NACT, PARDIS, CHKDIS, CHKTYPE, DLCM, FSDIS and DLC in US\_LINMR to configure the frame transfer.
- Check that TXRDY in US\_CSR is set to 1
- Write IDCHR in US\_LINIR to send the header


What comes next depends on the NACT configuration:

- Case 1: NACT = PUBLISH, the USART sends the response
  - Wait until TXRDY in US\_CSR rises
  - Write TCHR in US\_THR to send a byte
  - If all the data have not been written, redo the two previous steps
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors
- Case 2: NACT = SUBSCRIBE, the USART receives the response
  - Wait until RXRDY in US\_CSR rises
  - Read RCHR in US\_RHR
  - If all the data have not been read, redo the two previous steps
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors
- Case 3: NACT = IGNORE, the USART is not concerned by the response
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors


**Figure 43-41. Master Node Configuration, NACT = PUBLISH**



**Figure 43-42. Master Node Configuration, NACT = SUBSCRIBE**



**Figure 43-43. Master Node Configuration, NACT = IGNORE**



### Slave Node Configuration

- Write TXEN and RXEN in US\_CR to enable both the transmitter and the receiver.
- Write USART\_MODE in US\_MR to select the LIN mode and the slave node configuration.
- Write CD and FP in US\_BRGR to configure the baud rate.
- Wait until LINID in US\_CSR rises
- Check LINISFE and LINPE errors
- Read IDCHR in US\_RHR
- Write NACT, PARDIS, CHKDIS, CHKTYPE, DLCM and DLC in US\_LINMR to configure the frame transfer.


**IMPORTANT:** If the NACT configuration for this frame is PUBLISH, the US\_LINMR must be written with NACT = PUBLISH even if this field is already correctly configured, in order to set the TXREADY flag and the corresponding write transfer request.

What comes next depends on the NACT configuration:


- Case 1: NACT = PUBLISH, the LIN controller sends the response
  - Wait until TXRDY in US\_CSR rises

- Write TCHR in US\_THR to send a byte
- If all the data have not been written, redo the two previous steps
- Wait until LINTC in US\_CSR rises
- Check the LIN errors
- Case 2: NACT = SUBSCRIBE, the USART receives the response
  - Wait until RXRDY in US\_CSR rises
  - Read RCHR in US\_RHR
  - If all the data have not been read, redo the two previous steps
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors
- Case 3: NACT = IGNORE, the USART is not concerned by the response
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors


**Figure 43-44. Slave Node Configuration, NACT = PUBLISH**



**Figure 43-45. Slave Node Configuration, NACT = SUBSCRIBE**



**Figure 43-46. Slave Node Configuration, NACT = IGNORE**



#### 43.6.7.16 LIN Frame Handling with the DMAC

The USART can be used in association with the DMAC in order to transfer data directly into/from the on- and off-chip memories without any processor intervention.

The DMAC uses the trigger flags, TXRDY and RXRDY, to write or read into the USART. The DMAC always writes in the Transmit Holding register (US\_THR) and it always reads in the Receive Holding register (US\_RHR). The size of the data written or read by the DMAC in the USART is always a byte.

##### *Master Node Configuration*

The user can choose between two DMAC modes by the PDCM bit in the US\_LINMR:


- PDCM = 1: the LIN configuration is stored in the WRITE buffer and it is written by the DMAC in the Transmit Holding register US\_THR (instead of the LIN Mode register US\_LINMR). Because the DMAC transfer size is limited to a byte, the transfer is split into two accesses. During the first access the bits, NACT, PARDIS, CHKDIS, CHKTYP, DLM and FSDIS are written. During the second access the 8-bit DLC field is written.
- PDCM = 0: the LIN configuration is not stored in the WRITE buffer and it must be written by the user in US\_LINMR.

The WRITE buffer also contains the Identifier and the DATA, if the USART sends the response (NACT = PUBLISH).


The READ buffer contains the DATA if the USART receives the response (NACT = SUBSCRIBE).



**Figure 43-47. Master Node with DMAC (PDCM = 1)**



**Figure 43-48. Master Node with DMAC (PDCM = 0)**




*Slave Node Configuration*

In this configuration, the DMAC transfers only the DATA. The Identifier must be read by the user in the LIN Identifier register (US\_LINIR). The LIN mode must be written by the user in US\_LINMR.

The WRITE buffer contains the DATA if the USART sends the response (NACT = PUBLISH).

The READ buffer contains the DATA if the USART receives the response (NACT = SUBSCRIBE).

**Figure 43-49. Slave Node with DMAC**



#### 43.6.7.17 Wake-up Request

Any node in a sleeping LIN cluster may request a wake-up.

In the LIN 2.0 specification, the wakeup request is issued by forcing the bus to the dominant state from 250  $\mu$ s to 5 ms. For this, it is necessary to send the character 0xF0 in order to impose five successive dominant bits. Whatever the baud rate is, this character complies with the specified timings.

- Baud rate min = 1 kbit/s  $\rightarrow$   $t_{bit} = 1$  ms  $\rightarrow$   $5 t_{bit} = 5$  ms
- Baud rate max = 20 kbit/s  $\rightarrow$   $t_{bit} = 50$   $\mu$ s  $\rightarrow$   $5 t_{bit} = 250$   $\mu$ s

In the LIN 1.3 specification, the wakeup request should be generated with the character 0x80 in order to impose eight successive dominant bits.

The user can choose by the WKUPTYP bit in US\_LINMR either to send a LIN 2.0 wakeup request (WKUPTYP = 0) or to send a LIN 1.3 wakeup request (WKUPTYP = 1).

A wake-up request is transmitted by writing a 1 to the LINWKUP bit in the US\_CR. Once the transfer is completed, the LINTC flag is asserted in the Status register (US\_SR). It is cleared by writing a 1 to the RSTSTA bit in the US\_CR.

#### 43.6.7.18 Bus Idle Time-out

If the LIN bus is inactive for a certain duration, the slave nodes shall automatically enter in Sleep mode. In the LIN 2.0 specification, this time-out is fixed at 4 seconds. In the LIN 1.3 specification, it is fixed at 25,000  $t_{bit}$ .

In slave Node configuration, the receiver time-out detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in US\_CSR rises and can generate an interrupt, thus indicating to the driver to go into Sleep mode.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of US\_RTOR. If a 0 is written to the TO field, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in US\_CSR remains at 0. Otherwise, the receiver loads a 17-bit counter with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in the US\_CSR rises.

If STTTO is performed, the counter clock is stopped until a first character is received.

If RETTO is performed, the counter starts counting down immediately from the value TO.

**Table 43-10. Receiver Time-out Programming**

LIN Specification	Baud Rate	Time-out period	US_RTOR.TO
2.0	1,000 bit/s	4 s	4,000
	2,400 bit/s		9,600
	9,600 bit/s		38,400
	19,200 bit/s		76,800
	20,000 bit/s		80,000
1.3	–	25,000 t <sub>bit</sub>	25,000


### 43.6.8 LON Mode

The LON mode provides connectivity to the local operating network (LON).

The LON standard covers all seven layers of the OSI (Open Systems Interconnect) reference model from the physical interfaces such as wired, power line, RF, and IP to the application layer and all layers in between. It was designed from the bottom up as a controls communication platform.

The LON mode enables the transmission and reception of Physical Protocol Data Unit (PPDU) frames with minimum intervention from the microprocessor.

**Figure 43-50. LON Protocol Layering**



The USART configured in LON mode is a full-layer 2 implementation including standard timings handling, framing (transmit and receive PPDU frames), backlog estimation and other features. At the frame encoding/decoding level, differential Manchester encoding is used (also known as CDP).

### 43.6.8.1 Mode of Operation

To configure the USART to act as a LON node, the USART\_MODE field of the US\_MR must be set to 0x9.

To avoid unpredictable behavior, any change of the LON node configuration must be preceded by a software reset of the transmitter and the receiver (except the initial node configuration after a hardware reset) and followed by a transmitter/receiver enable. See [Section 43.6.8.2](#).

### 43.6.8.2 Receiver and Transmitter Control

See [Section 43.6.2 "Receiver and Transmitter Control"](#).

### 43.6.8.3 Character Transmission


A LON frame is made up of a preamble, a data field (up to 256 bytes) and a 16-bit CRC field. The preamble and CRC fields are automatically generated and the LON node starts the transmission algorithm upon US\_LONL2HDR register write. See [Section "Sending A Frame"](#).

### 43.6.8.4 Character Reception

When receiving a LON frame, the Receive Holding register (US\_RHR) is updated upon completed character reception and the RXRDY bit in the Status register rises. If a character is completed while the RXRDY bit is set, the OVRE (Overrun Error) bit is set. The LON preamble field is only used for synchronization, therefore only the Data and CRC fields are transmitted to the Receive Holding register (US\_RHR). See [Section "Receiving A Frame"](#).

### 43.6.8.5 LON Frame

**Figure 43-51. LON Framing**



### Encoding / Decoding

The USART configured in LON mode encodes transmitted data and decodes received data using differential Manchester encoding. In differential Manchester encoding, a '1' bit is indicated by making the first half of the signal equal the last half of the previous bit's signal (no transition at the start of the bit-time). A '0' bit is indicated by making the first half of the signal opposite to the last half of the previous bit's signal (a zero bit is indicated by a transition at the beginning of the bit-time). As is the case with normal Manchester encoding, missing transition at the middle of bit-time represents a Manchester code violation.

The RXIDLEV bit in US\_MAN informs the USART of the receiver line idle state value (receiver line inactive) thus ensuring higher reliability of preamble synchronization. By default, RXIDLEV is set to 1 (receiver line is at level 1 when there is no activity).

Differential Manchester encoding is polarity insensitive.

**Figure 43-52. LON PPDU**




### Preamble Transmission

Each LON frame begins with a preamble of variable length which consists of a bit-sync field and a byte-sync field. The LONPL field of the USART LON Preamble register (US\_LONPR) defines the preamble length, please note that preamble length of '0' is not allowed.

The LON implementation allows two different preamble patterns ALL\_ONE and ALL\_ZERO which can be configured through the TX\_PL field of the USART Manchester Configuration register (US\_MAN). [Figure 43-53, "Preamble Patterns"](#) illustrates and defines the valid patterns.

Other preamble patterns are not supported.

**Figure 43-53. Preamble Patterns**



#### Preamble Reception

LON received frames begin with a preamble of variable length. The receiving algorithm does not check the preamble length, although a minimum of length of 4 bits is required for the receiving algorithm to consider the received preamble as valid.

As is the case with LON preamble transmission, two preamble patterns (ALL\_ONE and ALL\_ZERO) are allowed and can be configured through the RX\_PL field of the USART Manchester Configuration register (US\_MAN). [Figure 43-53](#) illustrates and defines the valid patterns.

Other preamble patterns are not supported.

#### Header Transmission

Each LON frame, after sending the preamble, starts with the frame header also called L2HDR according to the CEA-709 specification. This header consists of the priority bit, the alternative path bit and the backlog increment. It is the first data to be sent.

In LON mode the transmitting algorithm starts when the US\_LONL2HDR register is written (it is the first data to send).

#### Header Reception

Each LON frame, after receiving the preamble, receives the frame header also called L2HDR according to the CEA-709 specification. This header consists of the priority bit, the alternative path bit, and the backlog increment.

The frame header is the first received data and the RXRDY bit rises as soon as the frame header has been received and stored in the Receive Holding register (US\_RHR).

#### Data

Data are sent/received serially after the preamble transmission/reception. Data can be either sent/received MSB first or LSB first depending on the MSBF bit value in the US\_MR.

#### CRC

The two last bytes of LON frames are dedicated to CRC.

When transmitting, the CRC of the frame is automatically generated and sent when expected.

When receiving frames the CRC is automatically checked and a LCRCE flag is set in US\_CSR if the calculated CRC do not match the received one. Note that the two received CRC bytes are seen as two additional data from the user point of view.

#### End Of Frame

The USART configured in LON mode terminates the frame with a 3  $t_{bit}$  long Manchester code violation. After sending the last CRC bit it maintains the data transitionless during three bit periods.

### 43.6.8.6 LON Operating Modes

#### Transmitting/Receiving Modules

According to the LON node configuration and LON network state, the transmitting module will be activated if a transmission request has been made and access to the LON bus granted. It returns to idle state once the transmission ends.


According to the LON node configuration and LON network state, the receiving module will be activated if a valid preamble is detected and the transmitting module is not activated.

#### comm\_type

In the CEA-709 standard, two communication configurations are defined and configurable through the *comm\_type* variable. The *comm\_type* variable value can be set in the USART LON Mode Register (US\_LONMR) through the COMMT bit. The selection of the *comm\_type* determines the MAC behavior in the following ways:

- *comm\_type*=1:
  - An indeterminate time is defined during the Beta 1 period in which all transitions on the channel are ignored (Figure 43-54).
  - The MAC sublayer ignores collisions occurring during the first 25% of the transmitted preamble. It optionally (according to the CDTAIL bit of US\_LONMR) ignores collisions reported following the transmission of the CRC but prior to the end of transmission.
  - If a collision is detected during preamble transmission, the MAC sublayer can terminate the packet if so configured according to the TCOL bit of the US\_LONMR. Collisions detected after the preamble has been sent do not terminate transmission.
- *comm\_type*=2:
  - No indeterminate time is defined at the MAC sublayer.
  - The MAC sublayer shall always terminate the packet upon notification of a collision.

**Figure 43-54. LON Indeterminate Time**



#### Collision Detection

As an option of the CEA-709 standard, collision detection is supported through an active low Collision Detect (CD) input from the transceiver.

The Collision Detection source can be either external (See [Section 43.4 "I/O Lines Description"](#)) or internal. The collision detection source selection is defined through the LCDS bit in the [USART LON Mode Register](#).

The Collision Detection feature can be activated through the COLDET bit of the USART LON Mode register (US\_LONMR). If the collision detection feature is enabled and CD signal goes low for at least half  $t_{bit}$  period then a collision is detected and reported as defined in “comm\_type” on page 1158.

#### *Collision Detection Mode.*

As defined in “comm\_type” on page 1158, if *comm\_type*=1 the LON node can be either configured to not terminate transmission upon collision notification during preamble transmission or terminate transmission.

The TCOL bit of the US\_LONMR allows to decide whether to terminate transmission or not upon collision notification during preamble transmission.

#### *Collision Detection After CRC*

As defined in “comm\_type” on page 1158, if *comm\_type*=1 the LON node can be either be configured to ignore collision after the CRC has been sent but prior to the end of the frame.

The CDTAIL bit of the US\_LONMR allows to decide whether such collision notifications must be considered or not.

#### *Random Number Generation*

The Predictive *p*-persistent CSMA algorithm defined in the CEA-709.1 Standard is based on a random number generation.

This random number is automatically generated by an internal algorithm.

In addition, a USART IC DIFF register (US\_ICDIFF) is available to avoid that two same chips with the same software generate the same random number after reset. The value of this register is used by the internal algorithm to generate the random number. Therefore, putting a different value here for each chip ensures that the random number generated after a reset at the same time, will not be the same. It is recommended to put the chip ID code here.

### **43.6.8.7 LON Node Backlog Estimation**

As defined in the CEA-709 standard, the LON node maintains its own backlog estimation. The node backlog estimation is initially set to 1, will always be greater than 1 and will never exceed 63. If the node backlog estimation exceeds the maximum backlog value, the backlog value is set to 63 and a backlog overflow error flag is set (LBLOVFE flag).

The node backlog estimation is incremented each time a frame is sent or received successfully. The increment to the backlog is encoded into the link layer header, and represents the number of messages that the packet shall cause to be generated upon reception.

The backlog decrements under one of the following conditions:


- On waiting to transmit: If *Wbase* randomizing slots go by without channel activity.
- On receive: If a packet is received with a backlog increment of '0'.
- On transmit: If a packet is transmitted with a backlog increment of '0'.
- On idle: If a packet cycle time expires without channel activity.

#### *Optional Collision Detection Feature And Backlog Estimation*

Each time a frame is transmitted and a collision occurred, the backlog is incremented by 1. In this case, the backlog increment encoded in the link layer is ignored.

### 43.6.8.8 LON Timings

Figure 43-55. LON timings



#### Beta2

A node wishing to transmit generates a random delay  $T$ . This delay is an integer number of randomizing slots of duration  $\text{Beta2}$ .

The  $\text{beta2}$  length (in  $t_{\text{bit}}$ ) is configurable through `US_FIDI`. Note that a length of '0' is not allowed.

#### Beta1 Tx/Rx

$\text{Beta1}$  is the period immediately following the end of a packet cycle (see Figure 43-55). A node attempting to transmit monitors the state of the channel, and if it detects no transmission during the  $\text{Beta1}$  period, it determines the channel to be idle.

The  $\text{Beta1}$  value is different depending on the previous packet type (received packet or transmitted packet).

$\text{Beta1Rx}$  and  $\text{Beta1Tx}$  length can be configured respectively through the USART LON  $\text{Beta1 Rx}$  register (`US_LONB1RX`) and the USART LON  $\text{Beta1 Tx}$  register (`US_LONB1TX`). Note that a length of '0' is not allowed.

#### Pcycle Timer

The packet cycle timer is reset to its initial value whenever the backlog is changed. It is started (begins counting down at its current value) whenever the MAC layer becomes idle. An idle MAC layer is defined as:

- Not receiving
- Not transmitting,
- Not waiting to transmit,
- Not timing  $\text{Beta1}$ ,
- Not waiting for priority slots, and not waiting for the first  $\text{Wbase}$  randomizing window to complete.

On transition from idle to either transmit or receive, the packet cycle timer is halted.

The pcycle timer value can be configured in `US_TTGR`. Note that '0' value is not allowed.

#### Wbase

The  $\text{wbase}$  timer represents the base windows size. Its duration, derived from  $\text{Beta2}$ , equals 16  $\text{Beta2}$  slots.

#### Priority Slots

On a channel by channel basis, the protocol supports optional priority. Priority slots, if any, follow immediately after the  $\text{Beta1}$  period that follows the transmission of a packet (see Figure 43-55). The number of priority slots per channel ranges from 0 to 127.

The number of priority slots in the LON network configuration is defined through the `PSNB` field of the USART LON Priority register (`US_LONPRIO`). And the priority slot affected to the LON node, if any, is defined through the `NPS` field of the `US_LONPRIO` register.

#### Indeterminate Time

See "[comm\\_type](#)" on page 1158.

Like  $\text{Beta1}$ , the  $\text{IDT}$  value is different depending on what was the previous frame (transmitted or received frame).



IDTRx and IDTTx can be configured respectively through the USART LON IDT Rx register (US\_LONIDTRX) and the USART LON IDT Tx register (US\_LONIDTTX).

#### *End of Frame Condition*

The USART configured in LON mode terminates the frame with a 3  $t_{bit}$  long Manchester code violation. After sending the last CRC bit, it maintains the data transitionless during three bit periods.

While receiving data the USART configured in LON mode will detect an end of frame condition after a  $t_{eof}$  transitionless Manchester code violation. The EOFs field in the [USART LON Mode Register](#) can configure  $t_{eof}$ .

#### **43.6.8.9 LON Errors**

All these flags can be read in the LON Channel Status register (US\_CSR) and will generate interrupts if configured in the LON Interrupt Enable register (US\_IER).

These flag can be reset through the RSTSTA bit in US\_CR.

#### *Underrun Error*

If the USART is in LON mode and if a character is sent while the Transmit Holding register (US\_THR) is empty, the UNRE bit flag is set.

#### *Collision Detection*

The LCOL flag is set whenever a valid collision has been detected and the LON node is configured to report it (see [“Collision Detection” on page 1158](#)).

#### *LON Frame Early Termination*

The LFET flag is set whenever a LON frame has been terminated early due to collision detection.

#### *Reception Error*

The LCRCE flag is set if the received frame has an erroneous CRC and the flag LSFE is set if the received frame is too short (LON frames must be at least 8 bytes long).

These flags can be read in US\_CSR.

#### *Backlog Overflow*

The LBLOVFE flag is set if the LON node backlog estimation goes over 63 which is the maximum backlog value.


#### **43.6.8.10 Drift Compensation**

It may happen that while receiving a frame the baud rate used by the sender is not exactly the one expected due to sender clock drifting for instance, in such case the hardware drift compensation algorithm allows to recover up to 16% clock drift (expected baud rate  $\pm 16\%$  will be supported).

Drift compensation is available only in 16X oversampling mode. To enable the hardware system, the DRIFT bit of the USART\_MAN register must be set. If the RXD edge is between 1 and 3 16X clock cycle far from the expected edge, then the period is shortened or lengthened accordingly to center the RXD edge.

Drift compensation hardware feature allows up to 16% clock drift to be handled, provided system clock is fast enough compared to the selected baud rate.

**Figure 43-56. Bit Resynchronization**




### 43.6.8.11 LON Frame Handling

#### *Sending A Frame*

1. Write TXEN and RXEN in US\_CR to enable both the transmitter and the receiver.
2. Write USART\_MODE in US\_MR to select the LON mode configuration.
3. Write CD and FP in US\_BRGR to configure the baud rate.
4. Write COMMT, COLDET, TCOL, CDTAIL, RDMNBM and DMAM in US\_LONMR to configure the LON operating mode.
5. Write BETA2, BETA1TX, BETA1RX, PCYCLE, PSNB, NPS, IDTTX and ITDRX respectively in US\_FIDI, US\_LONB1TX, US\_LONB1RX, US\_TTGR, US\_LONPRIO, US\_LONIDTTX and US\_LONIDTRX to set the LON network configuration.
6. Write TX\_PL in US\_MAN to select the preamble pattern to use.
7. Write LONPL and LONDL in US\_LONPR and US\_LONDL to set the frame transfer.
8. Check that TXRDY in US\_CSR is set to 1.
9. Write US\_LONL2HDR register to send the header.
10. Wait until TXRDY in US\_CSR rises.
11. Write TCHR in US\_THR to send a byte.
12. If all the data have not been written, redo the two previous steps.
13. Wait until LTXD in US\_CSR rises.
14. Check the LON errors.


**Figure 43-57. Tx Frame**



#### *Receiving A Frame*

1. Write TXEN and RXEN in US\_CR to enable both the transmitter and the receiver.
2. Write USART\_MODE in US\_MR to select the LON mode configuration.
3. Write CD and FP in US\_BRGR to configure the baud rate.
4. Write COMMT, COLDET, TCOL, CDTAIL, RDMNBM and DMAM in US\_LONMR to configure the LON operating mode.
5. Write BETA2, BETA1TX, BETA1RX, PCYCLE, PSNB, NPS, IDTTX and ITDRX respectively in US\_FIDI, US\_LONB1TX, US\_LONB1RX, US\_TTGR, US\_LONPRIO, US\_LONIDTTX and US\_LONIDTRX to set the LON network configuration.
6. Write RXIDLEV and RX\_PL in US\_MAN to indicate the receiver line value and select the preamble pattern to use.
7. Wait until RXRDY in US\_CSR rises.
8. Read RCHR in US\_RHR.
9. If all the data and the two CRC bytes have not been read, redo the two previous steps.
10. Wait until L\_RXD in US\_CSR rises.
11. Check the LON errors.

**Figure 43-58. Rx Frame**



#### 43.6.8.12 LON Frame Handling with the Peripheral DMA Controller

The USART can be used in association with the DMA Controller in order to transfer data directly into/from the on- and off-chip memories without any processor intervention.

The DMA uses the trigger flags, TXRDY and RXRDY, to write or read into the USART. The DMA always writes in the Transmit Holding register (US\_THR) and it always reads in the Receive Holding register (US\_RHR). The size of the data written or read by the DMA in the USART is always a byte.


##### Configuration

The user can choose between two DMA modes by the DMAM bit in the LON Mode register (US\_LONMR):


- DMAM = 1: The LON frame data length (DATAL) is stored in the WRITE buffer and it is written by the DMA in the Transmit Holding register US\_THR (instead of the LON Data Length register US\_LONDL).
- DMAM = 0: The LON frame data length (DATAL) is not stored in the WRITE buffer and it must be written by the user in the LON Data Length register (US\_LONDL).

In both DMA modes L2HDR is considered as a data and its value must be stored in the WRITE buffer as the first data to write.

**Figure 43-59. DMAM = 1**



**Figure 43-60. DMAM = 0**




### *DMA and Collision Detection*

As explained in “comm\_type” on page 1158, depending on LON configuration the transmission may be terminated early upon collision notification which means that the DMA transfer may be stopped before its end.

In case of early end of transmission due to collision detection the USART in LON mode acts as follows:

- Send the end of frame trigger.
- Hold down TXRDY avoiding thus any additional DMA transfer.
- Set LTXD, LCOL and LFET flags in US\_CSR.
- Wait that the application reconfigure the DMA.
- Wait until LCOL and LFET flags are cleared through the RSTSTA bit of the US\_CR (it will release the TXRDY signal).

**Figure 43-61. DMA, Collision and Early Frame Termination**




### 43.6.9 Test Modes

The USART can be programmed to operate in three different test modes. The internal loopback capability allows on-board diagnostics. In Loopback mode, the USART interface pins are disconnected or not and reconfigured for loopback internally or externally.

#### 43.6.9.1 Normal Mode

Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD pin.


**Figure 43-62. Normal Mode Configuration**



#### 43.6.9.2 Automatic Echo Mode

Automatic echo mode allows bit-by-bit retransmission. When a bit is received on the RXD pin, it is sent to the TXD pin, as shown in [Figure 43-63](#). Programming the transmitter has no effect on the TXD pin. The RXD pin is still connected to the receiver input, thus the receiver remains active.


**Figure 43-63. Automatic Echo Mode Configuration**



### 43.6.9.3 Local Loopback Mode

Local loopback mode connects the output of the transmitter directly to the input of the receiver, as shown in [Figure 43-64](#). The TXD and RXD pins are not used. The RXD pin has no effect on the receiver and the TXD pin is continuously driven high, as in idle state.


**Figure 43-64. Local Loopback Mode Configuration**



### 43.6.9.4 Remote Loopback Mode

Remote loopback mode directly connects the RXD pin to the TXD pin, as shown in [Figure 43-65](#). The transmitter and the receiver are disabled and have no effect. This mode allows bit-by-bit retransmission.

**Figure 43-65. Remote Loopback Mode Configuration**



### 43.6.10 Register Write Protection

To prevent any single software error from corrupting USART behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [USART Write Protection Mode Register \(US\\_WPMR\)](#).

If a write access to a write-protected register is detected, the WPVS flag in the [USART Write Protection Status Register \(US\\_WPSR\)](#) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the US\_WPSR.

The following registers can be write-protected:

- [USART Mode Register](#)
- [USART Baud Rate Generator Register](#)
- [USART Receiver Time-out Register](#)
- [USART Transmitter Timeguard Register](#)
- [USART Manchester Configuration Register](#)
- [USART LON Mode Register](#)
- [USART LON Beta1 Tx Register](#)
- [USART LON Beta1 Rx Register](#)
- [USART LON Priority Register](#)
- [USART LON IDT Tx Register](#)
- [USART LON IDT Rx Register](#)
- [USART IC DIFF Register](#)

## 43.7 Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface

Table 43-11. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	US_CR	Write-only	–
0x0004	Mode Register	US_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	US_IER	Write-only	–
0x000C	Interrupt Disable Register	US_IDR	Write-only	–
0x0010	Interrupt Mask Register	US_IMR	Read-only	0x0
0x0014	Channel Status Register	US_CSR	Read-only	0x0
0x0018	Receive Holding Register	US_RHR	Read-only	0x0
0x001C	Transmit Holding Register	US_THR	Write-only	–
0x0020	Baud Rate Generator Register	US_BRGR	Read/Write	0x0
0x0024	Receiver Time-out Register	US_RTOR	Read/Write	0x0
0x0028	Transmitter Timeguard Register	US_TTGR	Read/Write	0x0
0x002C–0x003C	Reserved	–	–	–
0x0040–0x0048	Reserved	–	–	–
0x004C	Reserved	–	–	–
0x0050	Manchester Configuration Register	US_MAN	Read/Write	0xB0011004
0x0054	LIN Mode Register	US_LINMR	Read/Write	0x0
0x0058	LIN Identifier Register	US_LINIR	Read/Write <sup>(1)</sup>	0x0
0x005C	LIN Baud Rate Register	US_LINBRR	Read-only	0x0
0x0060	LON Mode Register	US_LONMR	Read/Write	0x0
0x0064	LON Preamble Register	US_LONPR	Read/Write	0x0
0x0068	LON Data Length Register	US_LONDL	Read/Write	0x0
0x006C	LON L2HDR Register	US_LONL2HDR	Read/Write	0x0
0x0070	LON Backlog Register	US_LONBL	Read	0x0
0x0074	LON Beta1 Tx Register	US_LONB1TX	Read/Write	0x0
0x0078	LON Beta1 Rx Register	US_LONB1RX	Read/Write	0x0
0x007C	LON Priority Register	US_LONPRIO	Read/Write	0x0
0x0080	LON IDT Tx Register	US_IDTTX	Read/Write	0x0
0x0084	LON IDT Rx Register	US_IDTRX	Read/Write	0x0
0x0088	IC DIFF Register	US_ICDIFF	Read/Write	0x0
0x0090–0x00E0	Reserved	–	–	–
0x00E4	Write Protection Mode Register	US_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	US_WPSR	Read-only	0x0
0x00EC–0x00FC	Reserved	–	–	–

Notes: 1. Write is possible only in LIN master node configuration.



### 43.7.1 USART Control Register

**Name:** US\_CR

**Address:** 0x40024000 (0), 0x40028000 (1), 0x4002C000 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	LINWKUP	LINABT	RTSDIS	RTSEN		
15	14	13	12	11	10	9	8
RETTO	–	–	SENDA	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	–	–

For SPI control, see [Section 43.7.2 "USART Control Register \(SPI\\_MODE\)"](#).

- **RSTRX: Reset Receiver**

0: No effect.

1: Resets the receiver.

- **RSTTX: Reset Transmitter**

0: No effect.

1: Resets the transmitter.

- **RXEN: Receiver Enable**

0: No effect.

1: Enables the receiver, if RXDIS is 0.

- **RXDIS: Receiver Disable**

0: No effect.

1: Disables the receiver.

- **TXEN: Transmitter Enable**

0: No effect.

1: Enables the transmitter if TXDIS is 0.

- **TXDIS: Transmitter Disable**

0: No effect.

1: Disables the transmitter.

- **RSTSTA: Reset Status Bits**

0: No effect.

1: Resets the status bits PARE, FRAME, OVRE, MANERR, LINBE, LINISFE, LINIPE, LINC, LINSNRE, LINSTE, LINHTE, LINID, LINTC, LINBK and RXBRK in US\_CSR.

- **STTBRK: Start Break**

0: No effect.

1: Starts transmission of a break after the characters present in US\_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted.

- **STPBRK: Stop Break**

0: No effect.

1: Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted.

- **STTTO: Clear TIMEOUT Flag and Start Time-out After Next Character Received**

0: No effect.

1: Starts waiting for a character before enabling the time-out counter. Immediately disables a time-out period in progress. Resets the status bit TIMEOUT in US\_CSR.

- **SENDA: Send Address**

0: No effect.

1: In Multidrop mode only, the next character written to the US\_THR is sent with the address bit set.

- **RETTO: Start Time-out Immediately**

0: No effect

1: Immediately restarts time-out period.

- **RTSEN: Request to Send Pin Control**

0: No effect.

1: Drives RTS pin to 1 if US\_MR.USART\_MODE field = 2, else drives RTS pin to 0 if US\_MR.USART\_MODE field = 0.

- **RTSDIS: Request to Send Pin Control**

0: No effect.

1: Drives RTS pin to 0 if US\_MR.USART\_MODE field = 2, else drives RTS pin to 1 if US\_MR.USART\_MODE field = 0.

- **LINABT: Abort LIN Transmission**

0: No effect.

1: Abort the current LIN transmission.

- **LINWKUP: Send LIN Wakeup Signal**

0: No effect.

1: Sends a wakeup signal on the LIN bus.

### 43.7.2 USART Control Register (SPI\_MODE)

**Name:** US\_CR (SPI\_MODE)

**Address:** 0x40024000 (0), 0x40028000 (1), 0x4002C000 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	RCS	FCS	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	–	–

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

- **RSTRX: Reset Receiver**

0: No effect.

1: Resets the receiver.

- **RSTTX: Reset Transmitter**

0: No effect.

1: Resets the transmitter.

- **RXEN: Receiver Enable**

0: No effect.

1: Enables the receiver, if RXDIS is 0.

- **RXDIS: Receiver Disable**

0: No effect.

1: Disables the receiver.

- **TXEN: Transmitter Enable**

0: No effect.

1: Enables the transmitter if TXDIS is 0.

- **TXDIS: Transmitter Disable**

0: No effect.

1: Disables the transmitter.

- **RSTSTA: Reset Status Bits**

0: No effect.

1: Resets the status bits OVRE, UNRE in US\_CSR.

- **FCS: Force SPI Chip Select**

Applicable if USART operates in SPI master mode (USART\_MODE = 0xE):

0: No effect.

1: Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is not transmitting, in order to address SPI slave devices supporting the CSAAT mode (Chip Select Active After Transfer).

- **RCS: Release SPI Chip Select**

Applicable if USART operates in SPI master mode (USART\_MODE = 0xE):

0: No effect.

1: Releases the Slave Select Line NSS (RTS pin).

### 43.7.3 USART Mode Register

**Name:** US\_MR

**Address:** 0x40024004 (0), 0x40028004 (1), 0x4002C004 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
ONEBIT	MODSYNC	MAN	FILTER	–	–	–	–
23	22	21	20	19	18	17	16
–	VAR_SYNC	–	–	OVER	CLKO	MODE9	–
15	14	13	12	11	10	9	8
CHMODE		NBSTOP		PAR			SYNC
7	6	5	4	3	2	1	0
CHRL		USCLKS		USART_MODE			

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

For SPI configuration, see [Section 43.7.4 "USART Mode Register \(SPI\\_MODE\)"](#).

#### • USART\_MODE: USART Mode of Operation

Value	Name	Description
0x0	NORMAL	Normal mode
0x1	RS485	RS485
0x2	HW_HANDSHAKING	Hardware Handshaking
0x3	—	Reserved
0x4	—	Reserved
0x6	—	Reserved
0x8	—	Reserved
0x9	LON	LON
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

#### • USCLKS: Clock Selection

Value	Name	Description
0	MCK	Peripheral clock is selected
1	DIV	Peripheral clock divided (DIV=DIV=8) is selected
2	PCK	PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1.
3	SCK	Serial clock (SCK) is selected

#### • CHRL: Character Length

Value	Name	Description
0	5_BIT	Character length is 5 bits

1	6_BIT	Character length is 6 bits
2	7_BIT	Character length is 7 bits
3	8_BIT	Character length is 8 bits

- **SYNC: Synchronous Mode Select**

0: USART operates in Asynchronous mode.

1: USART operates in Synchronous mode.

- **PAR: Parity Type**

Value	Name	Description
0	EVEN	Even parity
1	ODD	Odd parity
2	SPACE	Parity forced to 0 (Space)
3	MARK	Parity forced to 1 (Mark)
4	NO	No parity
6	MULTIDROP	Multidrop mode

- **NBSTOP: Number of Stop Bits**

Value	Name	Description
0	1_BIT	1 stop bit
1	1_5_BIT	1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)
2	2_BIT	2 stop bits

- **CHMODE: Channel Mode**

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic Echo. Receiver input is connected to the TXD pin.
2	LOCAL_LOOPBACK	Local Loopback. Transmitter output is connected to the Receiver Input.
3	REMOTE_LOOPBACK	Remote Loopback. RXD pin is internally connected to the TXD pin.

- **MODE9: 9-bit Character Length**

0: CHRL defines character length

1: 9-bit character length

- **CLKO: Clock Output Select**

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

- **OVER: Oversampling Mode**

0: 16 x Oversampling

1: 8 x Oversampling

- **VAR\_SYNC: Variable Synchronization of Command/Data Sync Start Frame Delimiter**

0: User defined configuration of command or data sync field depending on MODSYNC value.

1: The sync field is updated when a character is written into US\_THR.

- **FILTER: Receive Line Filter**

0: The USART does not filter the receive line.

1: The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority).

- **MAN: Manchester Encoder/Decoder Enable**

0: Manchester encoder/decoder are disabled.

1: Manchester encoder/decoder are enabled.

- **MODSYNC: Manchester Synchronization Mode**

0: The Manchester start bit is a 0 to 1 transition

1: The Manchester start bit is a 1 to 0 transition.

- **ONEBIT: Start Frame Delimiter Selector**

0: Start frame delimiter is COMMAND or DATA SYNC.

1: Start frame delimiter is one bit.

### 43.7.4 USART Mode Register (SPI\_MODE)

**Name:** US\_MR (SPI\_MODE)

**Address:** 0x40024004 (0), 0x40028004 (1), 0x4002C004 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	WRDBT	–	CLKO	–	CPOL
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	CPHA
7	6	5	4	3	2	1	0
CHRL		USCLKS		USART_MODE			

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

#### • USART\_MODE: USART Mode of Operation

Value	Name	Description
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

#### • USCLKS: Clock Selection

Value	Name	Description
0	MCK	Peripheral clock is selected
1	DIV	Peripheral clock divided (DIV=DIV=8) is selected
3	SCK	Serial Clock SLK is selected

#### • CHRL: Character Length

Value	Name	Description
3	8_BIT	Character length is 8 bits

#### • CPHA: SPI Clock Phase

– Applicable if USART operates in SPI mode (USART\_MODE = 0xE or 0xF):

0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.

1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

CPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. CPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

#### • CPOL: SPI Clock Polarity

Applicable if USART operates in SPI mode (slave or master, USART\_MODE = 0xE or 0xF):

0: The inactive state value of SPCK is logic level zero.

1: The inactive state value of SPCK is logic level one.



CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with CPHA to produce the required clock/data relationship between master and slave devices.

- **CLKO: Clock Output Select**

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

- **WRDBT: Wait Read Data Before Transfer**

0: The character transmission starts as soon as a character is written into US\_THR (assuming TXRDY was set).

1: The character transmission starts when a character is written and only if RXRDY flag is cleared (Receive Holding Register has been read).

### 43.7.5 USART Interrupt Enable Register

**Name:** US\_IER

**Address:** 0x40024008 (0), 0x40028008 (1), 0x4002C008 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	MANE
23	22	21	20	19	18	17	16
–	–	–	–	CTSIC			
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see [Section 43.7.6 "USART Interrupt Enable Register \(SPI\\_MODE\)"](#).

For LIN specific configuration, see [Section 43.7.7 "USART Interrupt Enable Register \(LIN\\_MODE\)"](#).

For LON specific configuration, see [Section 43.7.8 "USART Interrupt Enable Register \(LON\\_MODE\)"](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Enable**
- **TXRDY: TXRDY Interrupt Enable**
- **RXBRK: Receiver Break Interrupt Enable**
- **OVRE: Overrun Error Interrupt Enable**
- **FRAME: Framing Error Interrupt Enable**
- **PARE: Parity Error Interrupt Enable**
- **TIMEOUT: Time-out Interrupt Enable**
- **TXEMPTY: TXEMPTY Interrupt Enable**
- **CTSIC: Clear to Send Input Change Interrupt Enable**
- **MANE: Manchester Error Interrupt Enable**

### 43.7.6 USART Interrupt Enable Register (SPI\_MODE)

**Name:** US\_IER (SPI\_MODE)

**Address:** 0x40024008 (0), 0x40028008 (1), 0x4002C008 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
–	–	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Enable**
- **TXRDY: TXRDY Interrupt Enable**
- **OVRE: Overrun Error Interrupt Enable**
- **TXEMPTY: TXEMPTY Interrupt Enable**
- **UNRE: SPI Underrun Error Interrupt Enable**

### 43.7.7 USART Interrupt Enable Register (LIN\_MODE)

**Name:** US\_IER (LIN\_MODE)

**Address:** 0x40024008 (0), 0x40028008 (1), 0x4002C008 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
LINHTE	LINSTE	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LINTC	LINID	LINBK	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Enable**
- **TXRDY: TXRDY Interrupt Enable**
- **OVRE: Overrun Error Interrupt Enable**
- **FRAME: Framing Error Interrupt Enable**
- **PARE: Parity Error Interrupt Enable**
- **TIMEOUT: Time-out Interrupt Enable**
- **TXEMPTY: TXEMPTY Interrupt Enable**
- **LINBK: LIN Break Sent or LIN Break Received Interrupt Enable**
- **LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Enable**
- **LINTC: LIN Transfer Completed Interrupt Enable**
- **LINBE: LIN Bus Error Interrupt Enable**
- **LINISFE: LIN Inconsistent Synch Field Error Interrupt Enable**
- **LINIPE: LIN Identifier Parity Interrupt Enable**
- **LINCE: LIN Checksum Error Interrupt Enable**
- **LINSNRE: LIN Slave Not Responding Error Interrupt Enable**

- **LINSTE: LIN Synch Tolerance Error Interrupt Enable**
- **LINHTE: LIN Header Timeout Error Interrupt Enable**

### 43.7.8 USART Interrupt Enable Register (LON\_MODE)

**Name:** US\_IER (LON\_MODE)

**Address:** 0x40024008 (0), 0x40028008 (1), 0x4002C008 (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	LBLOVFE	LRXD	LFET	LCOL	LTXD
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
LCRCE	LSFE	OVRE	–	–	–	TXRDY	RXRDY

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Enable**
- **TXRDY: TXRDY Interrupt Enable**
- **OVRE: Overrun Error Interrupt Enable**
- **LSFE: LON Short Frame Error Interrupt Enable**
- **LCRCE: LON CRC Error Interrupt Enable**
- **TXEMPTY: TXEMPTY Interrupt Enable**
- **UNRE: Underrun Error Interrupt Enable**
- **LTXD: LON Transmission Done Interrupt Enable**
- **LCOL: LON Collision Interrupt Enable**
- **LFET: LON Frame Early Termination Interrupt Enable**
- **LRXD: LON Reception Done Interrupt Enable**
- **LBLOVFE: LON Backlog Overflow Error Interrupt Enable**

### 43.7.9 USART Interrupt Disable Register

**Name:** US\_IDR

**Address:** 0x4002400C (0), 0x4002800C (1), 0x4002C00C (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	MANE
23	22	21	20	19	18	17	16
–	–	–	–	CTSIC			
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see [Section 43.7.10 "USART Interrupt Disable Register \(SPI\\_MODE\)"](#).

For LIN specific configuration, see [Section 43.7.11 "USART Interrupt Disable Register \(LIN\\_MODE\)"](#).

For LON specific configuration, see [Section 43.7.12 "USART Interrupt Disable Register \(LON\\_MODE\)"](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Disable**
- **TXRDY: TXRDY Interrupt Disable**
- **RXBRK: Receiver Break Interrupt Disable**
- **OVRE: Overrun Error Interrupt Enable**
- **FRAME: Framing Error Interrupt Disable**
- **PARE: Parity Error Interrupt Disable**
- **TIMEOUT: Time-out Interrupt Disable**
- **TXEMPTY: TXEMPTY Interrupt Disable**
- **CTSIC: Clear to Send Input Change Interrupt Disable**
- **MANE: Manchester Error Interrupt Disable**

### 43.7.10 USART Interrupt Disable Register (SPI\_MODE)

**Name:** US\_IDR (SPI\_MODE)

**Address:** 0x4002400C (0), 0x4002800C (1), 0x4002C00C (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
–	–	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Disable**
- **TXRDY: TXRDY Interrupt Disable**
- **OVRE: Overrun Error Interrupt Disable**
- **TXEMPTY: TXEMPTY Interrupt Disable**
- **UNRE: SPI Underrun Error Interrupt Disable**



### 43.7.11 USART Interrupt Disable Register (LIN\_MODE)

**Name:** US\_IDR (LIN\_MODE)

**Address:** 0x4002400C (0), 0x4002800C (1), 0x4002C00C (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
LINHTE	LINSTE	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LINTC	LINID	LINBK	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Disable**
- **TXRDY: TXRDY Interrupt Disable**
- **OVRE: Overrun Error Interrupt Disable**
- **FRAME: Framing Error Interrupt Disable**
- **PARE: Parity Error Interrupt Disable**
- **TIMEOUT: Time-out Interrupt Disable**
- **TXEMPTY: TXEMPTY Interrupt Disable**
- **LINBK: LIN Break Sent or LIN Break Received Interrupt Disable**
- **LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Disable**
- **LINTC: LIN Transfer Completed Interrupt Disable**
- **LINBE: LIN Bus Error Interrupt Disable**
- **LINISFE: LIN Inconsistent Synch Field Error Interrupt Disable**
- **LINIPE: LIN Identifier Parity Interrupt Disable**
- **LINCE: LIN Checksum Error Interrupt Disable**
- **LINSNRE: LIN Slave Not Responding Error Interrupt Disable**

- **LINSTE: LIN Synch Tolerance Error Interrupt Disable**
- **LINHTE: LIN Header Timeout Error Interrupt Disable**

### 43.7.12 USART Interrupt Disable Register (LON\_MODE)

**Name:** US\_IDR (LON\_MODE)

**Address:** 0x4002400C (0), 0x4002800C (1), 0x4002C00C (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	LBLOVFE	LRXD	LFET	LCOL	LTXD
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
LCRCE	LSFE	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

- **RXRDY: RXRDY Interrupt Disable**
- **TXRDY: TXRDY Interrupt Disable**
- **OVRE: Overrun Error Interrupt Disable**
- **LSFE: LON Short Frame Error Interrupt Disable**
- **LCRCE: LON CRC Error Interrupt Disable**
- **TXEMPTY: TXEMPTY Interrupt Disable**
- **UNRE: Underrun Error Interrupt Disable**
- **LTXD: LON Transmission Done Interrupt Disable**
- **LCOL: LON Collision Interrupt Disable**
- **LFET: LON Frame Early Termination Interrupt Disable**
- **LRXD: LON Reception Done Interrupt Disable**
- **LBLOVFE: LON Backlog Overflow Error Interrupt Disable**

### 43.7.13 USART Interrupt Mask Register

**Name:** US\_IMR

**Address:** 0x40024010 (0), 0x40028010 (1), 0x4002C010 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	MANE
23	22	21	20	19	18	17	16
–	–	–	–	CTSIC			
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see [Section 43.7.14 "USART Interrupt Mask Register \(SPI\\_MODE\)"](#).

For LIN specific configuration, see [Section 43.7.15 "USART Interrupt Mask Register \(LIN\\_MODE\)"](#).

For LON specific configuration, see [Section 43.7.16 "USART Interrupt Mask Register \(LON\\_MODE\)"](#).

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RXRDY: RXRDY Interrupt Mask**
- **TXRDY: TXRDY Interrupt Mask**
- **RXBRK: Receiver Break Interrupt Mask**
- **OVRE: Overrun Error Interrupt Mask**
- **FRAME: Framing Error Interrupt Mask**
- **PARE: Parity Error Interrupt Mask**
- **TIMEOUT: Time-out Interrupt Mask**
- **TXEMPTY: TXEMPTY Interrupt Mask**
- **CTSIC: Clear to Send Input Change Interrupt Mask**
- **MANE: Manchester Error Interrupt Mask**

#### 43.7.14 USART Interrupt Mask Register (SPI\_MODE)

**Name:** US\_IMR (SPI\_MODE)

**Address:** 0x40024010 (0), 0x40028010 (1), 0x4002C010 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
–	–	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RXRDY: RXRDY Interrupt Mask**
- **TXRDY: TXRDY Interrupt Mask**
- **OVRE: Overrun Error Interrupt Mask**
- **TXEMPTY: TXEMPTY Interrupt Mask**
- **UNRE: SPI Underrun Error Interrupt Mask**

### 43.7.15 USART Interrupt Mask Register (LIN\_MODE)

**Name:** US\_IMR (LIN\_MODE)

**Address:** 0x40024010 (0), 0x40028010 (1), 0x4002C010 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
LINHTE	LINSTE	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LINTC	LINID	LINBK	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RXRDY: RXRDY Interrupt Mask**
- **TXRDY: TXRDY Interrupt Mask**
- **OVRE: Overrun Error Interrupt Mask**
- **FRAME: Framing Error Interrupt Mask**
- **PARE: Parity Error Interrupt Mask**
- **TIMEOUT: Time-out Interrupt Mask**
- **TXEMPTY: TXEMPTY Interrupt Mask**
- **LINBK: LIN Break Sent or LIN Break Received Interrupt Mask**
- **LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Mask**
- **LINTC: LIN Transfer Completed Interrupt Mask**
- **LINBE: LIN Bus Error Interrupt Mask**
- **LINISFE: LIN Inconsistent Synch Field Error Interrupt Mask**
- **LINIPE: LIN Identifier Parity Interrupt Mask**
- **LINCE: LIN Checksum Error Interrupt Mask**
- **LINSNRE: LIN Slave Not Responding Error Interrupt Mask**

- **LINSTE: LIN Synch Tolerance Error Interrupt Mask**
- **LINHTE: LIN Header Timeout Error Interrupt Mask**

### 43.7.16 USART Interrupt Mask Register (LON\_MODE)

**Name:** US\_IMR (LON\_MODE)

**Address:** 0x40024010 (0), 0x40028010 (1), 0x4002C010 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	LBLOVFE	LRXD	LFET	LCOL	LTXD
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
LCRCE	LSFE	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **RXRDY: RXRDY Interrupt Mask**
- **TXRDY: TXRDY Interrupt Mask**
- **OVRE: Overrun Error Interrupt Mask**
- **LSFE: LON Short Frame Error Interrupt Mask**
- **LCRCE: LON CRC Error Interrupt Mask**
- **TXEMPTY: TXEMPTY Interrupt Mask**
- **UNRE: Underrun Error Interrupt Mask**
- **LTXD: LON Transmission Done Interrupt Mask**
- **LCOL: LON Collision Interrupt Mask**
- **LFET: LON Frame Early Termination Interrupt Mask**
- **LRXD: LON Reception Done Interrupt Mask**
- **LBLOVFE: LON Backlog Overflow Error Interrupt Mask**



### 43.7.17 USART Channel Status Register

**Name:** US\_CSR

**Address:** 0x40024014 (0), 0x40028014 (1), 0x4002C014 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	MANERR
23	22	21	20	19	18	17	16
CTS				CTSIC			
15	14	13	12	11	10	9	8
–	–	–	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see [Section 43.7.18 "USART Channel Status Register \(SPI\\_MODE\)"](#).

For LIN specific configuration, see [Section 43.7.19 "USART Channel Status Register \(LIN\\_MODE\)"](#).

For LON specific configuration, see [Section 43.7.20 "USART Channel Status Register \(LON\\_MODE\)"](#).

- **RXRDY: Receiver Ready (cleared by reading US\_RHR)**

0: No complete character has been received since the last read of US\_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US\_RHR has not yet been read.

- **TXRDY: Transmitter Ready (cleared by writing US\_THR)**

0: A character is in the US\_THR waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US\_THR.

- **RXBRK: Break Received/End of Break (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No break received or end of break detected since the last RSTSTA.

1: Break received or end of break detected since the last RSTSTA.

- **OVRE: Overrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

- **FRAME: Framing Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No stop bit has been detected low since the last RSTSTA.

1: At least one stop bit has been detected low since the last RSTSTA.

- **PARE: Parity Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No parity error has been detected since the last RSTSTA.

1: At least one parity error has been detected since the last RSTSTA.

- **TIMEOUT: Receiver Time-out (cleared by writing a one to bit US\_CR.STTTO)**

0: There has not been a time-out since the last Start Time-out command (STTTO in US\_CR) or the Time-out Register is 0.

1: There has been a time-out since the last Start Time-out command (STTTO in US\_CR).

- **TXEMPTY: Transmitter Empty (cleared by writing US\_THR)**

0: There are characters in either US\_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US\_THR, nor in the Transmit Shift Register.

- **CTSIC: Clear to Send Input Change Flag (cleared on read)**

0: No input change has been detected on the CTS pin since the last read of US\_CSR.

1: At least one input change has been detected on the CTS pin since the last read of US\_CSR.

- **CTS: Image of CTS Input**

0: CTS input is driven low.

1: CTS input is driven high.

- **MANERR: Manchester Error (cleared by writing a one to the bit US\_CR.RSTSTA)**

0: No Manchester error has been detected since the last RSTSTA.

1: At least one Manchester error has been detected since the last RSTSTA.

### 43.7.18 USART Channel Status Register (SPI\_MODE)

**Name:** US\_CSR (SPI\_MODE)

**Address:** 0x40024014 (0), 0x40028014 (1), 0x4002C014 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
–	–	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xE or 0xF in the [USART Mode Register](#).

- **RXRDY: Receiver Ready (cleared by reading US\_RHR)**

0: No complete character has been received since the last read of US\_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US\_RHR has not yet been read.

- **TXRDY: Transmitter Ready (cleared by writing US\_THR)**

0: A character is in the US\_THR waiting to be transferred to the Transmit Shift Register or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US\_THR.

- **OVRE: Overrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

- **TXEMPTY: Transmitter Empty (cleared by writing US\_THR)**

0: There are characters in either US\_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US\_THR, nor in the Transmit Shift Register.

- **UNRE: Underrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No SPI underrun error has occurred since the last RSTSTA.

1: At least one SPI underrun error has occurred since the last RSTSTA.

### 43.7.19 USART Channel Status Register (LIN\_MODE)

**Name:** US\_CSR (LIN\_MODE)

**Address:** 0x40024014 (0), 0x40028014 (1), 0x4002C014 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
LINHTE	LINSTE	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	–
23	22	21	20	19	18	17	16
LINBLS	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LINTC	LINID	LINBK	–	–	–	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

- **RXRDY: Receiver Ready (cleared by reading US\_THR)**

0: No complete character has been received since the last read of US\_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US\_RHR has not yet been read.

- **TXRDY: Transmitter Ready (cleared by writing US\_THR)**

0: A character is in the US\_THR waiting to be transferred to the Transmit Shift Register or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US\_THR.

- **OVRE: Overrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

- **FRAME: Framing Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No stop bit has been detected low since the last RSTSTA.

1: At least one stop bit has been detected low since the last RSTSTA.

- **PARE: Parity Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No parity error has been detected since the last RSTSTA.

1: At least one parity error has been detected since the last RSTSTA.

- **TIMEOUT: Receiver Time-out (cleared by writing a one to bit US\_CR.RSTSTA)**

0: There has not been a time-out since the last start time-out command (STTTO in US\_CR) or the Time-out Register is 0.

1: There has been a time-out since the last start time-out command (STTTO in US\_CR).

- **TXEMPTY: Transmitter Empty (cleared by writing US\_THR)**

0: There are characters in either US\_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US\_THR, nor in the Transmit Shift Register.

- **LINBK: LIN Break Sent or LIN Break Received (cleared by writing a one to bit US\_CR.RSTSTA)**

Applicable if USART operates in LIN master mode (USART\_MODE = 0xA):

0: No LIN break has been sent since the last RSTSTA.

1: At least one LIN break has been sent since the last RSTSTA

If USART operates in LIN slave mode (USART\_MODE = 0xB):

0: No LIN break has received sent since the last RSTSTA.

1: At least one LIN break has been received since the last RSTSTA.

- **LINID: LIN Identifier Sent or LIN Identifier Received (cleared by writing a one to bit US\_CR.RSTSTA)**

If USART operates in LIN master mode (USART\_MODE = 0xA):

0: No LIN identifier has been sent since the last RSTSTA.

1: At least one LIN identifier has been sent since the last RSTSTA.

If USART operates in LIN slave mode (USART\_MODE = 0xB):

0: No LIN identifier has been received since the last RSTSTA.

1: At least one LIN identifier has been received since the last RSTSTA

- **LINTC: LIN Transfer Completed (cleared by writing a one to bit US\_CR.RSTSTA)**

0: The USART is idle or a LIN transfer is ongoing.

1: A LIN transfer has been completed since the last RSTSTA.

- **LINBLS: LIN Bus Line Status**

0: LIN bus line is set to 0.

1: LIN bus line is set to 1.

- **LINBE: LIN Bit Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No bit error has been detected since the last RSTSTA.

1: A bit error has been detected since the last RSTSTA.

- **LINISFE: LIN Inconsistent Synch Field Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN inconsistent synch field error has been detected since the last RSTSTA

1: The USART is configured as a slave node and a LIN Inconsistent synch field error has been detected since the last RSTSTA.

- **LINIPE: LIN Identifier Parity Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN identifier parity error has been detected since the last RSTSTA.

1: A LIN identifier parity error has been detected since the last RSTSTA.

- **LINCE: LIN Checksum Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN checksum error has been detected since the last RSTSTA.

1: A LIN checksum error has been detected since the last RSTSTA.

- **LINSNRE: LIN Slave Not Responding Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN slave not responding error has been detected since the last RSTSTA.

1: A LIN slave not responding error has been detected since the last RSTSTA.

- **LINSTE: LIN Synch Tolerance Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN synch tolerance error has been detected since the last RSTSTA.

1: A LIN synch tolerance error has been detected since the last RSTSTA.

- **LINHTE: LIN Header Timeout Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LIN header timeout error has been detected since the last RSTSTA.

1: A LIN header timeout error has been detected since the last RSTSTA.

### 43.7.20 USART Channel Status Register (LON\_MODE)

**Name:** US\_CSR (LON\_MODE)

**Address:** 0x40024014 (0), 0x40028014 (1), 0x4002C014 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	LBLOVFE	LRXD	LFET	LCOL	LTXD
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	UNRE	TXEMPTY	–
7	6	5	4	3	2	1	0
LCRCE	LSFE	OVRE	–	–	–	TXRDY	RXRDY

This configuration is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

- **RXRDY: Receiver Ready (cleared by reading US\_RHR)**

0: No complete character has been received since the last read of US\_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US\_RHR has not yet been read.

- **TXRDY: Transmitter Ready (cleared by writing US\_THR)**

0: A character is in the US\_THR waiting to be transferred to the Transmit Shift Register or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US\_THR.

- **OVRE: Overrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

- **LSFE: LON Short Frame Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No short frame received since the last RSTSTA.

1: At least one short frame received since the last RSTSTA.

- **LCRCE: LON CRC Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No CRC error has been detected since the last RSTSTA.

1: At least one CRC error has been detected since the last RSTSTA.

- **TXEMPTY: Transmitter Empty (cleared by writing US\_THR)**

0: There are characters in either US\_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US\_THR, nor in the Transmit Shift Register.

- **UNRE: Underrun Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No LON underrun error has occurred since the last RSTSTA.

1: At least one LON underrun error has occurred since the last RSTSTA.

- **LTXD: LON Transmission End Flag (cleared by writing a one to bit US\_CR.RSTSTA)**

0: Transmission on going or no transmission occurred since the last RSTSTA.

1: At least one transmission has been performed since the last RSTSTA.

- **LCOL: LON Collision Detected Flag (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No collision occurred while transmitting since the last RSTSTA.

1: At least one collision occurred while transmitting since the last RSTSTA.

- **LFET: LON Frame Early Termination (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No frame has been terminated early due to collision detection since the last RSTSTA.

1: At least one transmission has been terminated due to collision detection since the last RSTSTA. (This stops the DMA until reset with RSTSTA bit).

- **LRXD: LON Reception End Flag (cleared by writing a one to bit US\_CR.RSTSTA)**

0: Reception on going or no reception occurred since the last RSTSTA.

1: At least one reception has been performed since the last RSTSTA.

- **LBLOVFE: LON Backlog Overflow Error (cleared by writing a one to bit US\_CR.RSTSTA)**

0: No backlog overflow error occurred since the last RSTSTA.

1: At least one backlog error overflow occurred since the last RSTSTA.



### 43.7.21 USART Receive Holding Register

**Name:** US\_RHR

**Address:** 0x40024018 (0), 0x40028018 (1), 0x4002C018 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RXSYNH	–	–	–	–	–	–	RXCHR
7	6	5	4	3	2	1	0
RXCHR							

- **RXCHR: Received Character**

Last character received if RXRDY is set.

- **RXSYNH: Received Sync**

0: Last character received is a data.

1: Last character received is a command.

### 43.7.22 USART Transmit Holding Register

**Name:** US\_THR

**Address:** 0x4002401C (0), 0x4002801C (1), 0x4002C01C (2)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TXSYNH	–	–	–	–	–	–	TXCHR
7	6	5	4	3	2	1	0
TXCHR							

- **TXCHR: Character to be Transmitted**

Next character to be transmitted after the current character if TXRDY is not set.

- **TXSYNH: Sync Field to be Transmitted**

0: The next character sent is encoded as a data. Start frame delimiter is DATA SYNC.

1: The next character sent is encoded as a command. Start frame delimiter is COMMAND SYNC.

### 43.7.23 USART Baud Rate Generator Register

**Name:** US\_BRGR

**Address:** 0x40024020 (0), 0x40028020 (1), 0x4002C020 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	FP		
15	14	13	12	11	10	9	8
CD							
7	6	5	4	3	2	1	0
CD							

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

#### • CD: Clock Divider

CD	SYNC = 0		SYNC = 1 or USART_MODE = SPI (master or Slave)
	OVER = 0	OVER = 1	
0	Baud Rate Clock Disabled		
1 to 65535	$CD = \text{Selected Clock} / (16 \times \text{Baud Rate})$	$CD = \text{Selected Clock} / (8 \times \text{Baud Rate})$	$CD = \text{Selected Clock} / \text{Baud Rate}$

#### • FP: Fractional Part

0: Fractional divider is disabled.

1–7: Baud rate resolution, defined by  $FP \times 1/8$ .

### 43.7.24 USART Receiver Time-out Register

**Name:** US\_RTOR

**Address:** 0x40024024 (0), 0x40028024 (1), 0x4002C024 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	TO
15	14	13	12	11	10	9	8
TO							
7	6	5	4	3	2	1	0
TO							

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **TO: Time-out Value**

0: The receiver time-out is disabled.

1–131071: The receiver time-out is enabled and TO is Time-out Delay / Bit Period.

### 43.7.25 USART Transmitter Timeguard Register

**Name:** US\_TTGR

**Address:** 0x40024028 (0), 0x40028028 (1), 0x4002C028 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
TG							

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

For LON specific configuration, see [Section 43.7.26 "USART Transmitter Timeguard Register \(LON\\_MODE\)"](#).

- **TG: Timeguard Value**

0: The transmitter timeguard is disabled.

1–255: The transmitter timeguard is enabled and TG is Timeguard Delay / Bit Period.

### 43.7.26 USART Transmitter Timeguard Register (LON\_MODE)

**Name:** US\_TTGR (LON\_MODE)

**Address:** 0x40024028 (0), 0x40028028 (1), 0x4002C028 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
PCYCLE							
15	14	13	12	11	10	9	8
PCYCLE							
7	6	5	4	3	2	1	0
PCYCLE							

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **PCYCLE: LON PCYCLE Length**

1–16777215: LON PCYCLE length in  $t_{bit}$ .

### 43.7.27 USART FI DI RATIO Register (LON\_MODE)

**Name:** US\_FIDI (LON\_MODE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
BETA2							
15	14	13	12	11	10	9	8
BETA2							
7	6	5	4	3	2	1	0
BETA2							

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **BETA2: LON BETA2 Length**

1–16777215: LON BETA2 length in  $t_{bit}$ .

### 43.7.28 USART Manchester Configuration Register

**Name:** US\_MAN

**Address:** 0x40024050 (0), 0x40028050 (1), 0x4002C050 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
RXIDLEV	DRIFT	ONE	RX_MPOL	–	–	RX_PP	
23	22	21	20	19	18	17	16
–	–	–	–	RX_PL			
15	14	13	12	11	10	9	8
–	–	–	TX_MPOL	–	–	TX_PP	
7	6	5	4	3	2	1	0
–	–	–	–	TX_PL			

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **TX\_PL: Transmitter Preamble Length**

0: The transmitter preamble pattern generation is disabled

1–15: The preamble length is TX\_PL × Bit Period

- **TX\_PP: Transmitter Preamble Pattern**

The following values assume that TX\_MPOL field is not set:

Value	Name	Description
0	ALL_ONE	The preamble is composed of '1's
1	ALL_ZERO	The preamble is composed of '0's
2	ZERO_ONE	The preamble is composed of '01's
3	ONE_ZERO	The preamble is composed of '10's

- **TX\_MPOL: Transmitter Manchester Polarity**

0: Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition.

1: Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition.

- **RX\_PL: Receiver Preamble Length**

0: The receiver preamble pattern detection is disabled

1–15: The detected preamble length is RX\_PL × Bit Period



- **RX\_PP: Receiver Preamble Pattern detected**

The following values assume that RX\_MPOL field is not set:

Value	Name	Description
00	ALL_ONE	The preamble is composed of '1's
01	ALL_ZERO	The preamble is composed of '0's
10	ZERO_ONE	The preamble is composed of '01's
11	ONE_ZERO	The preamble is composed of '10's

- **RX\_MPOL: Receiver Manchester Polarity**

0: Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition.

1: Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition.

- **ONE: Must Be Set to 1**

Bit 29 must always be set to 1 when programming the US\_MAN register.

- **DRIFT: Drift Compensation**

0: The USART cannot recover from an important clock drift

1: The USART can recover from clock drift. The 16X clock mode must be enabled.

- **RXIDLEV: Receiver Idle Value**

0: Receiver line idle value is 0.

1: Receiver line idle value is 1.

### 43.7.29 USART LIN Mode Register

**Name:** US\_LINMR

**Address:** 0x40024054 (0), 0x40028054 (1), 0x4002C054 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	SYNCDIS	PDCM
15	14	13	12	11	10	9	8
DLC							
7	6	5	4	3	2	1	0
WKUPTYP	FSDIS	DLM	CHKTYP	CHKDIS	PARDIS	NACT	

This register is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

#### • NACT: LIN Node Action

Value	Name	Description
00	PUBLISH	The USART transmits the response.
01	SUBSCRIBE	The USART receives the response.
10	IGNORE	The USART does not transmit and does not receive the response.

Values which are not listed in the table must be considered as “reserved”.

#### • PARDIS: Parity Disable

0: In master node configuration, the identifier parity is computed and sent automatically. In master node and slave node configuration, the parity is checked automatically.

1: Whatever the node configuration is, the Identifier parity is not computed/sent and it is not checked.

#### • CHKDIS: Checksum Disable

0: In master node configuration, the checksum is computed and sent automatically. In slave node configuration, the checksum is checked automatically.

1: Whatever the node configuration is, the checksum is not computed/sent and it is not checked.

#### • CHKTYP: Checksum Type

0: LIN 2.0 “enhanced” checksum

1: LIN 1.3 “classic” checksum

#### • DLM: Data Length Mode

0: The response data length is defined by field DLC of this register.

1: The response data length is defined by bits 5 and 6 of the identifier (IDCHR in US\_LINIR).

#### • FSDIS: Frame Slot Mode Disable

0: The Frame slot mode is enabled.

1: The Frame slot mode is disabled.

- **WKUPTYP: Wakeup Signal Type**

0: Setting the bit LINWKUP in the control register sends a LIN 2.0 wakeup signal.

1: Setting the bit LINWKUP in the control register sends a LIN 1.3 wakeup signal.

- **DLC: Data Length Control**

0–255: Defines the response data length if DLM = 0, in that case the response data length is equal to DLC+1 bytes.

- **PDCM: DMAC Mode**

0: The LIN mode register US\_LINMR is not written by the DMAC.

1: The LIN mode register US\_LINMR (excepting that flag) is written by the DMAC.

- **SYNCDIS: Synchronization Disable**

0: The synchronization procedure is performed in LIN slave node configuration.

1: The synchronization procedure is not performed in LIN slave node configuration.

### 43.7.30 USART LIN Identifier Register

**Name:** US\_LINIR

**Address:** 0x40024058 (0), 0x40028058 (1), 0x4002C058 (2)

**Access:** Read/Write or Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
IDCHR							

This register is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

- **IDCHR: Identifier Character**

If USART\_MODE = 0xA (master node configuration):

IDCHR is Read/Write and its value is the identifier character to be transmitted.

If USART\_MODE = 0xB (slave node configuration):

IDCHR is Read-only and its value is the last identifier character that has been received.

### 43.7.31 USART LIN Baud Rate Register

**Name:** US\_LINBRR

**Address:** 0x4002405C (0), 0x4002805C (1), 0x4002C05C (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	LINFP		
15	14	13	12	11	10	9	8
LINCD							
7	6	5	4	3	2	1	0
LINCD							

This register is relevant only if USART\_MODE = 0xA or 0xB in the [USART Mode Register](#).

Returns the baud rate value after the synchronization process completion.

- **LINCD: Clock Divider after Synchronization**
- **LINFP: Fractional Part after Synchronization**

### 43.7.32 USART LON Mode Register

Name: US\_LONMR

Address: 0x40024060 (0), 0x40028060 (1), 0x4002C060 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
EOFS							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	LCDS	DMAM	CDTAIL	TCOL	COLDET	COMMT

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **COMMT: LON *comm\_type* Parameter Value**

0: LON *comm\_type* = 1 mode.

1: LON *comm\_type* = 2 mode.

- **COLDET: LON Collision Detection Feature**

0: LON collision detection feature disabled.

1: LON collision detection feature enabled.

- **TCOL: Terminate Frame upon Collision Notification**

0: Do not terminate the frame in LON *comm\_type* = 1 mode upon collision detection.

1: Terminate the frame in LON *comm\_type* = 1 mode upon collision detection if possible.

- **CDTAIL: LON Collision Detection on Frame Tail**

0: Detect collisions after CRC has been sent but prior end of transmission in LON *comm\_type* = 1 mode.

1: Ignore collisions after CRC has been sent but prior end of transmission in LON *comm\_type* = 1 mode.

- **DMAM: LON DMA Mode**

0: The LON data length register US\_LONDL is not written by the DMA.

1: The LON data length register US\_LONDL is written by the DMA.

- **LCDS: LON Collision Detection Source**

0: LON collision detection source is external.

1: LON collision detection source is internal.

- **EOFS: End of Frame Condition Size**

0–255: Define the minimum transitionless time for the IP to detect a LON end of frame condition.

$$t_{\text{eof}} = (\text{EOFS} + 1) \times t_{\text{clock}} \times 8 \times (2 - \text{OVER})$$

### 43.7.33 USART LON Preamble Register

Name: US\_LONPR

Address: 0x40024064 (0), 0x40028064 (1), 0x4002C064 (2)

Access: Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	LONPL						
7	6	5	4	3	2	1	0	
LONPL								

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **LONPL: LON Preamble Length**

1–16383: LON preamble length in  $t_{bit}$  (without byte-sync).

### 43.7.34 USART LON Data Length Register

Name: US\_LONDL

Address: 0x40024068 (0), 0x40028068 (1), 0x4002C068 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
LONDL							

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

- **LONDL: LON Data Length**

0–255: LON data length is LONDL+1 bytes.



### 43.7.35 USART LON L2HDR Register

Name: US\_LONL2HDR

Address: 0x4002406C (0), 0x4002806C (1), 0x4002C06C (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
PB	ALTP	BLI					

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

- **BLI: LON Backlog Increment**

0–63: LON backlog increment to be generated as a result of delivering the LON frame.

- **ALTP: LON Alternate Path Bit**

0: LON alternate path bit reset.

1: LON alternate path bit set.

- **PB: LON Priority Bit**

0: LON priority bit reset.

1: LON priority bit set.

### 43.7.36 USART LON Backlog Register

Name: US\_LONBL

Address: 0x40024070 (0), 0x40028070 (1), 0x4002C070 (2)

Access: Read-only

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	–	
7	6	5	4	3	2	1	0	
–	–	LONBL						

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

- **LONBL: LON Node Backlog Value**

1–63: LON node backlog value.

### 43.7.37 USART LON Beta1 Tx Register

Name: US\_LONB1TX

Address: 0x40024074 (0), 0x40028074 (1), 0x4002C074 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
BETA1TX							
15	14	13	12	11	10	9	8
BETA1TX							
7	6	5	4	3	2	1	0
BETA1TX							

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **BETA1TX: LON Beta1 Length after Transmission**

1–16777215: LON beta1 length after transmission in  $t_{bit}$ .

### 43.7.38 USART LON Beta1 Rx Register

Name: US\_LONB1RX

Address: 0x40024078 (0), 0x40028078 (1), 0x4002C078 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
BETA1RX							
15	14	13	12	11	10	9	8
BETA1RX							
7	6	5	4	3	2	1	0
BETA1RX							

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **BETA1RX: LON Beta1 Length after Reception**

1–16777215: LON beta1 length after reception in  $t_{bit}$ .

### 43.7.39 USART LON Priority Register

Name: US\_LONPRIO

Address: 0x4002407C (0), 0x4002807C (1), 0x4002C07C (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	NPS						
7	6	5	4	3	2	1	0
–	PSNB						

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **PSNB: LON Priority Slot Number**

0–127: Number of priority slots in the LON network configuration.

- **NPS: LON Node Priority Slot**

0–127: Node priority slot.

#### 43.7.40 USART LON IDT Tx Register

Name: US\_IDTTX

Address: 0x40024080 (0), 0x40028080 (1), 0x4002C080 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IDTTX							
15	14	13	12	11	10	9	8
IDTTX							
7	6	5	4	3	2	1	0
IDTTX							

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **IDTTX: LON Indeterminate Time after Transmission (*comm\_type* = 1 mode only)**

0–16777215: LON indeterminate time after transmission in  $t_{bit}$ .

### 43.7.41 USART LON IDT Rx Register

Name: US\_IDTRX

Address: 0x40024084 (0), 0x40028084 (1), 0x4002C084 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
IDTRX							
15	14	13	12	11	10	9	8
IDTRX							
7	6	5	4	3	2	1	0
IDTRX							

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **IDTRX: LON Indeterminate Time after Reception (*comm\_type* = 1 mode only)**

0–16777215: LON indeterminate time after reception in  $t_{bit}$ .

### 43.7.42 USART IC DIFF Register

Name: US\_ICDIFF

Address: 0x40024088 (0), 0x40028088 (1), 0x4002C088 (2)

Access: Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	–	
7	6	5	4	3	2	1	0	
–	–	–	–	ICDIFF				

This register is relevant only if USART\_MODE = 0x9 in the [USART Mode Register](#).

This register can only be written if the WPEN bit is cleared in the [USART Write Protection Mode Register](#).

- **ICDIFF: IC Differentiator Number**



### 43.7.43 USART Write Protection Mode Register

**Name:** US\_WPMR

**Address:** 0x400240E4 (0), 0x400280E4 (1), 0x4002C0E4 (2)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x555341 (“USA” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x555341 (“USA” in ASCII).

See [Section 43.6.10 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x555341	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

#### 43.7.44 USART Write Protection Status Register

**Name:** US\_WPSR

**Address:** 0x400240E8 (0), 0x400280E8 (1), 0x4002C0E8 (2)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the US\_WPSR.

1: A write protection violation has occurred since the last read of the US\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protection Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 44. Universal Asynchronous Receiver Transmitter (UART)

### 44.1 Description

The Universal Asynchronous Receiver Transmitter (UART) features a two-pin UART that can be used for communication and trace purposes and offers an ideal medium for in-situ programming solutions.

Moreover, the association with a DMA controller permits packet handling for these tasks with processor time reduced to a minimum.

### 44.2 Embedded Characteristics

- Two-pin UART
  - Independent Receiver and Transmitter with a Common Programmable Baud Rate Generator
  - Baud Rate can be Driven by Processor Independent Source Clock
  - Even, Odd, Mark or Space Parity Generation
  - Parity, Framing and Overrun Error Detection
  - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
  - Digital Filter on Receive Line
  - Interrupt Generation
  - Support for Two DMA Channels with Connection to Receiver and Transmitter
  - Supports Asynchronous Partial Wake-up on Receive Line Activity (SleepWalking)
  - Comparison Function on Received Character
  - Register Write Protection

### 44.3 Block Diagram

Figure 44-1. UART Block Diagram




Table 44-1. UART Pin Description

Pin Name	Description	Type
URXD	UART Receive Data	Input
UTXD	UART Transmit Data	Output

## 44.4 Product Dependencies

### 44.4.1 I/O Lines

The UART pins are multiplexed with PIO lines. The user must first configure the corresponding PIO Controller to enable I/O line operations of the UART.

**Table 44-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
UART0	URXD0	PA9	A
UART0	UTXD0	PA10	A
UART1	URXD1	PA5	C
UART1	UTXD1	PA4	C
UART1	UTXD1	PA6	C
UART1	UTXD1	PD26	D
UART2	URXD2	PD25	C
UART2	UTXD2	PD26	C
UART3	URXD3	PD28	A
UART3	UTXD3	PD30	A
UART3	UTXD3	PD31	B
UART4	URXD4	PD18	C
UART4	UTXD4	PD3	C
UART4	UTXD4	PD19	C

### 44.4.2 Power Management

The UART clock can be controlled through the Power Management Controller (PMC). In this case, the user must first configure the PMC to enable the UART clock. Usually, the peripheral identifier used for this purpose is 1.

In SleepWalking mode (asynchronous partial wake-up), the PMC must be configured to enable SleepWalking for the UART in the Sleepwalking Enable Register (PMC\_SLPWK\_ER). Depending on the instructions (requests) provided by the UART to the PMC, the system clock may or may not be automatically provided to the UART.

### 44.4.3 Interrupt Sources

The UART interrupt line is connected to one of the interrupt sources of the Interrupt Controller. Interrupt handling requires programming of the Interrupt Controller before configuring the UART.

**Table 44-3. Peripheral IDs**

Instance	ID
UART0	7
UART1	8
UART2	44
UART3	45
UART4	46

## 44.5 Functional Description

The UART operates in Asynchronous mode only and supports only 8-bit character handling (with parity). It has no clock pin.

The UART is made up of a receiver and a transmitter that operate independently, and a common baud rate generator. Receiver timeout and transmitter time guard are not implemented. However, all the implemented features are compatible with those of a standard USART.

### 44.5.1 Baud Rate Generator


The baud rate generator provides the bit period clock named baud rate clock to both the receiver and the transmitter.

The baud rate clock is the peripheral clock divided by 16 times the clock divisor (CD) value written in the Baud Rate Generator register (UART\_BRGR). If UART\_BRGR is set to 0, the baud rate clock is disabled and the UART remains inactive. The maximum allowable baud rate is peripheral clock or PMC PCK (PCK) divided by 16. The minimum allowable baud rate is peripheral clock or PCK divided by (16 x 65536). The clock source driving the baud rate generator (peripheral clock or PCK) can be selected by writing the bit BRSRCK in UART\_MR.

If PCK is selected, the baud rate is independent of the processor/bus clock. Thus the processor clock can be changed while UART is enabled. The processor clock frequency changes must be performed only by programming the field PRES in PMC\_MCKR (refer to [Section 29. "Power Management Controller \(PMC\)"](#)). Other methods to modify the processor/bus clock frequency (PLL multiplier, etc.) are forbidden when UART is enabled.

The peripheral clock frequency must be at least three times higher than PCK.

**Figure 44-2. Baud Rate Generator**



## 44.5.2 Receiver

### 44.5.2.1 Receiver Reset, Enable and Disable

After device reset, the UART receiver is disabled and must be enabled before being used. The receiver can be enabled by writing the Control Register (UART\_CR) with the bit RXEN at 1. At this command, the receiver starts looking for a start bit.

The programmer can disable the receiver by writing UART\_CR with the bit RXDIS at 1. If the receiver is waiting for a start bit, it is immediately stopped. However, if the receiver has already detected a start bit and is receiving the data, it waits for the stop bit before actually stopping its operation.

The receiver can be put in reset state by writing UART\_CR with the bit RSTRX at 1. In this case, the receiver immediately stops its current operations and is disabled, whatever its current state. If RSTRX is applied when data is being processed, this data is lost.


### 44.5.2.2 Start Detection and Data Sampling

The UART only supports asynchronous operations, and this affects only its receiver. The UART receiver detects the start of a received character by sampling the URXD signal until it detects a valid start bit. A low level (space) on URXD is interpreted as a valid start bit if it is detected for more than seven cycles of the sampling clock, which is 16 times the baud rate. Hence, a space that is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the URXD at the theoretical midpoint of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (1-bit period) so the bit sampling point is eight cycles (0.5-bit period) after the start of the bit. The first sampling point is therefore 24 cycles (1.5-bit periods) after detecting the falling edge of the start bit.


Each subsequent bit is sampled 16 cycles (1-bit period) after the previous one.

**Figure 44-3. Start Bit Detection**



**Figure 44-4. Character Reception**


Example: 8-bit, parity enabled 1 stop



### 44.5.2.3 Receiver Ready

When a complete character is received, it is transferred to the Receive Holding Register (UART\_RHR) and the RXRDY status bit in the Status Register (UART\_SR) is set. The bit RXRDY is automatically cleared when UART\_RHR is read.


**Figure 44-5. Receiver Ready**



#### 44.5.2.4 Receiver Overrun

The OVRE status bit in UART\_SR is set if UART\_RHR has not been read by the software (or the DMA Controller) since the last transfer, the RXRDY bit is still set and a new character is received. OVRE is cleared when the software writes a 1 to the bit RSTSTA (Reset Status) in UART\_CR.


**Figure 44-6. Receiver Overrun**



#### 44.5.2.5 Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits, in accordance with the field PAR in the Mode Register (UART\_MR). It then compares the result with the received parity bit. If different, the parity error bit PARE in UART\_SR is set at the same time RXRDY is set. The parity bit is cleared when UART\_CR is written with the bit RSTSTA (Reset Status) at 1. If a new character is received before the reset status command is written, the PARE bit remains at 1.


**Figure 44-7. Parity Error**



#### 44.5.2.6 Receiver Framing Error

When a start bit is detected, it generates a character reception when all the data bits have been sampled. The stop bit is also sampled and when it is detected at 0, the FRAME (Framing Error) bit in UART\_SR is set at the same time the RXRDY bit is set. The FRAME bit remains high until the Control Register (UART\_CR) is written with the bit RSTSTA at 1.

**Figure 44-8. Receiver Framing Error**



### 44.5.2.7 Receiver Digital Filter

The UART embeds a digital filter on the receive line. It is disabled by default and can be enabled by writing a logical 1 in the FILTER bit of UART\_MR. When enabled, the receive line is sampled using the 16x bit clock and a three-sample filter (majority 2 over 3) determines the value of the line.

## 44.5.3 Transmitter

### 44.5.3.1 Transmitter Reset, Enable and Disable

After device reset, the UART transmitter is disabled and must be enabled before being used. The transmitter is enabled by writing UART\_CR with the bit TXEN at 1. From this command, the transmitter waits for a character to be written in the Transmit Holding Register (UART\_THR) before actually starting the transmission.


The programmer can disable the transmitter by writing UART\_CR with the bit TXDIS at 1. If the transmitter is not operating, it is immediately stopped. However, if a character is being processed into the internal shift register and/or a character has been written in the UART\_THR, the characters are completed before the transmitter is actually stopped.

The programmer can also put the transmitter in its reset state by writing the UART\_CR with the bit RSTTX at 1. This immediately stops the transmitter, whether or not it is processing characters.

### 44.5.3.2 Transmit Format

The UART transmitter drives the pin UTXD at the baud rate clock speed. The line is driven depending on the format defined in UART\_MR and the data stored in the internal shift register. One start bit at level 0, then the 8 data bits, from the lowest to the highest bit, one optional parity bit and one stop bit at 1 are consecutively shifted out as shown in the following figure. The field PARE in UART\_MR defines whether or not a parity bit is shifted out. When a parity bit is enabled, it can be selected between an odd parity, an even parity, or a fixed space or mark bit.

**Figure 44-9. Character Transmission**




### 44.5.3.3 Transmitter Control

When the transmitter is enabled, the bit TXRDY (Transmitter Ready) is set in UART\_SR. The transmission starts when the programmer writes in the UART\_THR, and after the written character is transferred from UART\_THR to the internal shift register. The TXRDY bit remains high until a second character is written in UART\_THR. As soon as the first character is completed, the last character written in UART\_THR is transferred into the internal shift register and TXRDY rises again, showing that the holding register is empty.

When both the internal shift register and UART\_THR are empty, i.e., all the characters written in UART\_THR have been processed, the TXEMPTY bit rises after the last stop bit has been completed.



**Figure 44-10. Transmitter Control**



#### 44.5.4 DMA Support

Both the receiver and the transmitter of the UART are connected to a DMA Controller (DMAC) channel.

The DMA Controller channels are programmed via registers that are mapped within the DMAC user interface.

#### 44.5.5 Comparison Function on Received Character

When a comparison is performed on a received character, the result of the comparison is reported on the CMP flag in UART\_SR when UART\_RHR is loaded with the new received character. The CMP flag is cleared by writing a one to the RSTSTA bit in UART\_CR.


UART\_CMPR (see [Section 44.6.10 on page 1250](#)) can be programmed to provide different comparison methods. These are listed below:

- If VAL1 equals VAL2, then the comparison is performed on a single value and the flag is set to 1 if the received character equals VAL1.
- If VAL1 is strictly lower than VAL2, then any value between VAL1 and VAL2 sets the CMP flag.
- If VAL1 is strictly higher than VAL2, then the flag CMP is set to 1 if either received character equals VAL1 or VAL2.

By programming the CMPMODE bit to 1, the comparison function result triggers the start of the loading of UART\_RHR (see [Figure 44-11](#)). The trigger condition occurs as soon as the received character value matches the condition defined by the programming of VAL1, VAL2 and CMPPAR in UART\_CMPR. The comparison trigger event can be restarted by writing a one to the REQCLR bit in UART\_CR.

**Figure 44-11. Receive Holding Register Management**

CMPMODE = 1, VAL1 = VAL2 = 0x06



#### 44.5.6 Asynchronous and Partial Wake-up (SleepWalking)

Asynchronous and partial wake-up (SleepWalking) is a means of data pre-processing that qualifies an incoming event, thus allowing the UART to decide whether or not to wake up the system. SleepWalking is used primarily when the system is in Wait mode (refer to [Section 29. "Power Management Controller \(PMC\)"](#)) but can also be enabled when the system is fully running.

No access must be performed in the UART between the enable of asynchronous partial wake-up and the wake-up performed by the UART.

If the system is in Wait mode and asynchronous and partial wake-up is enabled, the maximum baud rate that can be achieved equals 19200.

If the system is running or in Sleep mode, the maximum baud rate that can be achieved equals 115200 or higher. This limit is bounded by the peripheral clock frequency divided by 16.

The UART\_RHR must be read before enabling asynchronous and partial wake-up.

When SleepWalking is enabled for the UART (refer to [Section 29. "Power Management Controller \(PMC\)"](#) the PMC section), the PMC decodes a clock request from the UART. The request is generated as soon as there is a falling edge on the RXD line as this may indicate the beginning of a start bit. If the system is in Wait mode (processor and peripheral clocks switched off), the PMC restarts the fast RC oscillator and provides the clock only to the UART.

As soon as the clock is provided by the PMC, the UART processes the received frame and compares the received character with VAL1 and VAL2 in UART\_CMPR ([Section 44.6.10 on page 1250](#)).

The UART instructs the PMC to disable the clock if the received character value does not meet the conditions defined by VAL1 and VAL2 fields in UART\_CMPR (see [Figure 44-13 on page 1237](#)).

If the received character value meets the conditions, the UART instructs the PMC to exit the full system from Wait mode (see [Figure 44-12 on page 1236](#)).

The VAL1 and VAL2 fields can be programmed to provide different comparison methods and thus matching conditions.

- If VAL1 equals VAL2, then the comparison is performed on a single value and the wake-up is triggered if the received character equals VAL1.
- If VAL1 is strictly lower than VAL2, then any value between VAL1 and VAL2 wakes up the system.
- If VAL1 is strictly higher than VAL2, then the wake-up is triggered if the received character equals VAL1 or VAL2.

- If VAL1 = 0 and VAL2 = 255, the wake-up is triggered as soon as a character is received.

The matching condition can be configured to include the parity bit (CMPPAR in UART\_CMPR). Thus, if the received data matches the comparison condition defined by VAL1 and VAL2 but a parity error is encountered, the matching condition is cancelled and the UART instructs the PMC to disable the clock (see [Figure 44-13 on page 1237](#)).

If the processor and peripherals are running, the UART can be configured in Asynchronous and partial wake-up mode by enabling the PMC\_SLPWK\_ER (refer to [Section 29. "Power Management Controller \(PMC\)"](#)). When activity is detected on the receive line, the UART requests the clock from the PMC and the comparison is performed. If there is a comparison match, the UART continues to request the clock. If there is no match, the clock is switched off for the UART only, until a new activity is detected.

The CMPMODE configuration has no effect when Asynchronous and partial wake-up mode is enabled for the UART (refer to ["PMC SleepWalking Enable Register 0"](#) and ["PMC SleepWalking Enable Register 1"](#)).


When the system is kept in active/running mode and the UART enters Asynchronous and partial wake-up mode, the flag CMP must be programmed as the unique source of the UART interrupt.

When the system exits Wait mode as the result of a matching condition, the RXRDY flag is used to determine if the UART is the source of exit.


Note: If the SleepWalking function is enabled on the UART, a divide by 8 of the peripheral clock versus the bus clock is not possible. Other dividers can be used with no constraints.

**Figure 44-12. Asynchronous Wake-up Use Case Examples**


Case with VAL1 = VAL2 = 0x55, CMPPAR = 1




Case with VAL1 = 0x54, VAL2 = 0x56, CMPPAR = 1



Case with VAL1 = 0x75, VAL2 = 0x76, CMPPAR = 0



**Figure 44-13. Asynchronous Event Generating Only Partial Wake-up**



#### 44.5.7 Register Write Protection

To prevent any single software error from corrupting UART behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [UART Write Protection Mode Register \(UART\\_WPMR\)](#).

The following registers can be write-protected:

- [UART Mode Register](#)
- [UART Baud Rate Generator Register](#)
- [UART Comparison Register](#)

#### 44.5.8 Test Modes


The UART supports three test modes. These modes of operation are programmed by using the CHMODE field in [UART\\_MR](#).

The Automatic echo mode allows a bit-by-bit retransmission. When a bit is received on the URXD line, it is sent to the UTXD line. The transmitter operates normally, but has no effect on the UTXD line.

The Local loopback mode allows the transmitted characters to be received. UTXD and URXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The URXD pin level has no effect and the UTXD line is held high, as in idle state.

The Remote loopback mode directly connects the URXD pin to the UTXD line. The transmitter and the receiver are disabled and have no effect. This mode allows a bit-by-bit retransmission.

Figure 44-14. Test Modes



## 44.6 Universal Asynchronous Receiver Transmitter (UART) User Interface

Table 44-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	UART_CR	Write-only	–
0x0004	Mode Register	UART_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	UART_IER	Write-only	–
0x000C	Interrupt Disable Register	UART_IDR	Write-only	–
0x0010	Interrupt Mask Register	UART_IMR	Read-only	0x0
0x0014	Status Register	UART_SR	Read-only	–
0x0018	Receive Holding Register	UART_RHR	Read-only	0x0
0x001C	Transmit Holding Register	UART_THR	Write-only	–
0x0020	Baud Rate Generator Register	UART_BRGR	Read/Write	0x0
0x0024	Comparison Register	UART_CMPR	Read/Write	0x0
0x0028–0x003C	Reserved	–	–	–
0x0040–0x00E0	Reserved	–	–	–
0x00E4	Write Protection Mode Register	UART_WPMR	Read/Write	0x0
0x00E8	Reserved	–	–	–
0x00EC–0x00FC	Reserved	–	–	–

## 44.6.1 UART Control Register

**Name:** UART\_CR

**Address:** 0x400E0800 (0), 0x400E0A00 (1), 0x400E1A00 (2), 0x400E1C00 (3), 0x400E1E00 (4)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	REQCLR	–	–	–	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	–	–

- **RSTRX: Reset Receiver**

0: No effect.

1: The receiver logic is reset and disabled. If a character is being received, the reception is aborted.

- **RSTTX: Reset Transmitter**

0: No effect.

1: The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted.

- **RXEN: Receiver Enable**

0: No effect.

1: The receiver is enabled if RXDIS is 0.

- **RXDIS: Receiver Disable**

0: No effect.

1: The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the receiver is stopped.

- **TXEN: Transmitter Enable**

0: No effect.

1: The transmitter is enabled if TXDIS is 0.

- **TXDIS: Transmitter Disable**

0: No effect.

1: The transmitter is disabled. If a character is being processed and a character has been written in the UART\_THR and RSTTX is not set, both characters are completed before the transmitter is stopped.

- **RSTSTA: Reset Status**

0: No effect.

1: Resets the status bits PARE, FRAME, CMP and OVRE in the UART\_SR.



- **REQCLR: Request Clear**

SleepWalking enabled:

0: No effect.

1: Bit REQCLR clears the potential clock request currently issued by UART, thus the potential system wake-up is cancelled.

SleepWalking disabled:

0: No effect.

1: Bit REQCLR restarts the comparison trigger to enable receive holding register loading.

## 44.6.2 UART Mode Register

**Name:** UART\_MR

**Address:** 0x400E0804 (0), 0x400E0A04 (1), 0x400E1A04 (2), 0x400E1C04 (3), 0x400E1E04 (4)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CHMODE		–	BRSRCK	PAR			–
7	6	5	4	3	2	1	0
–	–	–	FILTER	–	–	–	–

- **FILTER: Receiver Digital Filter**

0 (DISABLED): UART does not filter the receive line.

1 (ENABLED): UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority).

- **PAR: Parity Type**

Value	Name	Description
0	EVEN	Even Parity
1	ODD	Odd Parity
2	SPACE	Space: parity forced to 0
3	MARK	Mark: parity forced to 1
4	NO	No parity

- **BRSRCK: Baud Rate Source Clock**

0 (PERIPH\_CLK): The baud rate is driven by the peripheral clock

1 (PMC\_PCK): The baud rate is driven by a PMC programmable clock PCK (refer to [Section 29. "Power Management Controller \(PMC\)"](#)).

- **CHMODE: Channel Mode**

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic echo
2	LOCAL_LOOPBACK	Local loopback
3	REMOTE_LOOPBACK	Remote loopback

### 44.6.3 UART Interrupt Enable Register

**Name:** UART\_IER

**Address:** 0x400E0808 (0), 0x400E0A08 (1), 0x400E1A08 (2), 0x400E1C08 (3), 0x400E1E08 (4)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CMP	–	–	–	–	–	TXEMPTY	–
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **RXRDY: Enable RXRDY Interrupt**
- **TXRDY: Enable TXRDY Interrupt**
- **OVRE: Enable Overrun Error Interrupt**
- **FRAME: Enable Framing Error Interrupt**
- **PARE: Enable Parity Error Interrupt**
- **TXEMPTY: Enable TXEMPTY Interrupt**
- **CMP: Enable Comparison Interrupt**

#### 44.6.4 UART Interrupt Disable Register

**Name:** UART\_IDR

**Address:** 0x400E080C (0), 0x400E0A0C (1), 0x400E1A0C (2), 0x400E1C0C (3), 0x400E1E0C (4)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CMP	–	–	–	–	–	TXEMPTY	–
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **RXRDY: Disable RXRDY Interrupt**
- **TXRDY: Disable TXRDY Interrupt**
- **OVRE: Disable Overrun Error Interrupt**
- **FRAME: Disable Framing Error Interrupt**
- **PARE: Disable Parity Error Interrupt**
- **TXEMPTY: Disable TXEMPTY Interrupt**
- **CMP: Disable Comparison Interrupt**

#### 44.6.5 UART Interrupt Mask Register

**Name:** UART\_IMR

**Address:** 0x400E0810 (0), 0x400E0A10 (1), 0x400E1A10 (2), 0x400E1C10 (3), 0x400E1E10 (4)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CMP	–	–	–	–	–	TXEMPTY	–
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

- **RXRDY: Mask RXRDY Interrupt**
- **TXRDY: Disable TXRDY Interrupt**
- **OVRE: Mask Overrun Error Interrupt**
- **FRAME: Mask Framing Error Interrupt**
- **PARE: Mask Parity Error Interrupt**
- **TXEMPTY: Mask TXEMPTY Interrupt**
- **CMP: Mask Comparison Interrupt**

## 44.6.6 UART Status Register

**Name:** UART\_SR

**Address:** 0x400E0814 (0), 0x400E0A14 (1), 0x400E1A14 (2), 0x400E1C14 (3), 0x400E1E14 (4)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CMP	–	–	–	–	–	TXEMPTY	–
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	–	–	–	TXRDY	RXRDY

- **RXRDY: Receiver Ready**

0: No character has been received since the last read of the UART\_RHR, or the receiver is disabled.

1: At least one complete character has been received, transferred to UART\_RHR and not yet read.

- **TXRDY: Transmitter Ready**

0: A character has been written to UART\_THR and not yet transferred to the internal shift register, or the transmitter is disabled.

1: There is no character written to UART\_THR not yet transferred to the internal shift register.

- **OVRE: Overrun Error**

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

- **FRAME: Framing Error**

0: No framing error has occurred since the last RSTSTA.

1: At least one framing error has occurred since the last RSTSTA.

- **PARE: Parity Error**

0: No parity error has occurred since the last RSTSTA.

1: At least one parity error has occurred since the last RSTSTA.

- **TXEMPTY: Transmitter Empty**

0: There are characters in UART\_THR, or characters being processed by the transmitter, or the transmitter is disabled.

1: There are no characters in UART\_THR and there are no characters being processed by the transmitter.

- **CMP: Comparison Match**

0: No received character matches the comparison criteria programmed in VAL1, VAL2 fields and in CMPPAR bit since the last RSTSTA.

1: The received character matches the comparison criteria.

#### 44.6.7 UART Receiver Holding Register

**Name:** UART\_RHR

**Address:** 0x400E0818 (0), 0x400E0A18 (1), 0x400E1A18 (2), 0x400E1C18 (3), 0x400E1E18 (4)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
RXCHR							

- **RXCHR: Received Character**

Last received character if RXRDY is set.

#### 44.6.8 UART Transmit Holding Register

**Name:** UART\_THR

**Address:** 0x400E081C (0), 0x400E0A1C (1), 0x400E1A1C (2), 0x400E1C1C (3), 0x400E1E1C (4)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
TXCHR							

- **TXCHR: Character to be Transmitted**

Next character to be transmitted after the current character if TXRDY is not set.



#### 44.6.9 UART Baud Rate Generator Register

**Name:** UART\_BRGR

**Address:** 0x400E0820 (0), 0x400E0A20 (1), 0x400E1A20 (2), 0x400E1C20 (3), 0x400E1E20 (4)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CD							
7	6	5	4	3	2	1	0
CD							

- **CD: Clock Divisor**

0: Baud rate clock is disabled

1 to 65,535:

If BRSRCK = 0:

$$CD = \frac{f_{\text{peripheral clock}}}{16 \times \text{Baud Rate}}$$

If BRSRCK = 1:

$$CD = \frac{f_{\text{PCKx}}}{16 \times \text{Baud Rate}}$$

## 44.6.10 UART Comparison Register

**Name:** UART\_CMPR

**Address:** 0x400E0824 (0), 0x400E0A24 (1), 0x400E1A24 (2), 0x400E1C24 (3), 0x400E1E24 (4)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
VAL2							
15	14	13	12	11	10	9	8
–	CMPPAR	–	CMPMODE	–	–	–	–
7	6	5	4	3	2	1	0
VAL1							

- **VAL1: First Comparison Value for Received Character**

0 to 255.

The received character must be higher or equal to the value of VAL1 and lower or equal to VAL2 to set CMP flag in UART\_SR. If asynchronous partial wake-up (SleepWalking) is enabled in PMC\_SLPWK\_ER, the UART requests a system wake-up if the condition is met.

- **CMPMODE: Comparison Mode**

Value	Name	Description
0	FLAG_ONLY	Any character is received and comparison function drives CMP flag.
1	START_CONDITION	Comparison condition must be met to start reception.

- **CMPPAR: Compare Parity**

0: The parity is not checked and a bad parity cannot prevent from waking up the system.

1: The parity is checked and a matching condition on data can be cancelled by an error on parity bit, so no wake-up is performed.

- **VAL2: Second Comparison Value for Received Character**

0 to 255.

The received character must be lower or equal to the value of VAL2 and higher or equal to VAL1 to set CMP flag in UART\_SR. If asynchronous partial wake-up (SleepWalking) is enabled in PMC\_SLPWK\_ER, the UART requests a system wake-up if condition is met.

#### 44.6.11 UART Write Protection Mode Register

**Name:** UART\_WPMR

**Address:** 0x400E08E4 (0), 0x400E0AE4 (1), 0x400E1AE4 (2), 0x400E1CE4 (3), 0x400E1EE4 (4)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x554152 (UART in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x554152 (UART in ASCII).

See [Section 44.5.7 "Register Write Protection"](#) for the list of registers that can be protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x554152	PASSWD	Writing any other value in this field aborts the write operation. Always reads as 0.

## 45. Controller Area Network (MCAN)

### 45.1 Description

The Controller Area Network (MCAN) performs communication according to ISO11898-1 (Bosch CAN specification 2.0 part A,B) and to Bosch CAN FD specification V1.0. Additional transceiver hardware is required for connection to the physical layer.

All functions concerning the handling of messages are implemented by the Rx Handler and the Tx Handler. The Rx Handler manages message acceptance filtering, the transfer of received messages from the CAN core to the Message RAM, as well as providing receive message status information. The Tx Handler is responsible for the transfer of transmit messages from the Message RAM to the CAN core, as well as providing transmit status information.


Acceptance filtering is implemented by a combination of up to 128 filter elements, where each element can be configured as a range, as a bit mask, or as a dedicated ID filter.

### 45.2 Embedded Characteristics

- Compliant with CAN Protocol Version 2.0 Part A, B and ISO 11898-1
- CAN FD with up to 64 Data Bytes Supported
- CAN Error Logging
- AUTOSAR Optimized
- SAE J1939 Optimized
- Improved Acceptance Filtering
- Two Configurable Receive FIFOs
- Separate Signalling on Reception of High Priority Messages
- Up to 64 Dedicated Receive Buffers
- Up to 32 Dedicated Transmit Buffers
- Configurable Transmit FIFO
- Configurable Transmit Queue
- Configurable Transmit Event FIFO
- Direct Message RAM Access for Processor
- Multiple MCANs May Share the Same Message RAM
- Programmable Loop-back Test Mode
- Maskable Module Interrupts
- Support for Asynchronous CAN and System Bus Clocks
- Power-down Support
- Debug on CAN Support

## 45.3 Block Diagram

Figure 45-1. MCAN Block Diagram



Note: Refer to [Section 29. "Power Management Controller \(PMC\)"](#) for PCKx details.

## 45.4 Product Dependencies

### 45.4.1 I/O Lines

The pins used to interface to the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the CAN pins to their peripheral functions.

Table 45-1. I/O Lines

Instance	Signal	I/O Line	Peripheral
MCAN0	CANRX0	PB3	A
MCAN0	CANTX0	PB2	A
MCAN1	CANRX1	PC12	C
MCAN1	CANRX1	PD28	B
MCAN1	CANTX1	PC14	C
MCAN1	CANTX1	PD12	B

### 45.4.2 Power Management

The MCAN can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the MCAN clock.

In order to achieve a stable function of the MCAN, the system bus clock must always be faster than or equal to the CAN clock.

It is recommended to use the CAN clock at frequencies of 20, 40 or 80 MHz. To achieve these frequencies, PMC PCK5 must select the UPLLCK (480MHz) as source clock and divide by 24,12, or 6. PCK5 allows the system bus and processor clock to be modified without affecting the bit rate communication.

### 45.4.3 Interrupt Sources

The two MCAN interrupt lines (m\_can\_int0, m\_can\_int1) are connected on internal sources of the Interrupt Controller.

Using the MCAN interrupts requires the Interrupt Controller to be programmed first.

Interrupt sources can be routed either to m\_can\_int0 or to m\_can\_int1. By default all interrupt sources are routed to interrupt line m\_can\_int0. By programming MCAN\_ILE.EINT0 and MCAN\_ILE.EINT1, the interrupt sources can be enabled or disabled separately.

**Table 45-2. Peripheral IDs**

Instance	ID
MCAN0	35
MCAN1	37

### 45.4.4 Address Configuration

The LSBs [bits 15:2] for each section of the CAN Message RAM are configured in the respective buffer configuration registers.

The MSBs [bits 31:16] of the CAN Message RAM for CAN0 and CAN1 are configured in CCFG\_CAN0 and CCFG\_SYSIO registers.

## 45.5 Functional Description

### 45.5.1 Operating Modes

#### 45.5.1.1 Software Initialization

Software initialization is started by setting bit `MCAN_CCCR.INIT`, either by software or by a hardware reset, when an uncorrected bit error was detected in the Message RAM, or by going `Bus_Off`. While `MCAN_CCCR.INIT` is set, message transfer from and to the CAN bus is stopped and the status of the CAN bus output `CANTX` is recessive (HIGH). The counters of the Error Management Logic EML are unchanged. Setting `MCAN_CCCR.INIT` does not change any configuration register. Resetting `MCAN_CCCR.INIT` finishes the software initialization. Afterwards the Bit Stream Processor BSP synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits ( $\equiv$  `Bus_Idle`) before it can take part in bus activities and start the message transfer.

Access to the MCAN configuration registers is only enabled when both bits `MCAN_CCCR.INIT` and `MCAN_CCCR.CCE` are set (protected write).

`MCAN_CCCR.CCE` can only be configured when `MCAN_CCCR.INIT = '1'`. `MCAN_CCCR.CCE` is automatically cleared when `MCAN_CCCR.INIT = '0'`.

The following registers are cleared when `MCAN_CCCR.CCE = '1'`:

- High Priority Message Status (`MCAN_HPMS`)
- Receive FIFO 0 Status (`MCAN_RXF0S`)
- Receive FIFO 1 Status (`MCAN_RXF1S`)
- Transmit FIFO/Queue Status (`MCAN_TXFQS`)
- Transmit Buffer Request Pending (`MCAN_TXBRP`)
- Transmit Buffer Transmission Occurred (`MCAN_TXBTO`)
- Transmit Buffer Cancellation Finished (`MCAN_TXBCF`)
- Transmit Event FIFO Status (`MCAN_TXEFS`)

The Timeout Counter value `MCAN_TOCV.TOC` is loaded with the value configured by `MCAN_TOCC.TOP` when `MCAN_CCCR.CCE = '1'`.

In addition, the state machines of the Tx Handler and Rx Handler are held in idle state while `MCAN_CCCR.CCE = '1'`.

The following registers are only writeable while `MCAN_CCCR.CCE = '0'`

- Transmit Buffer Add Request (`MCAN_TXBAR`)
- Transmit Buffer Cancellation Request (`MCAN_TXBCR`)

`MCAN_CCCR.TEST` and `MCAN_CCCR.MON` can only be set when `MCAN_CCCR.INIT = '1'` and `MCAN_CCCR.CCE = '1'`. Both bits may be cleared at any time. `MCAN_CCCR.DAR` can only be configured when `MCAN_CCCR.INIT = '1'` and `MCAN_CCCR.CCE = '1'`.

#### 45.5.1.2 Normal Operation

Once the MCAN is initialized and `MCAN_CCCR.INIT` is cleared, the MCAN synchronizes itself to the CAN bus and is ready for communication.

After passing the acceptance filtering, received messages including Message ID and DLC are stored into a dedicated Rx Buffer or into Rx FIFO 0 or Rx FIFO 1.

For messages to be transmitted, dedicated Tx Buffers and/or a Tx FIFO or a Tx Queue can be initialized or updated. Automated transmission on reception of remote frames is not implemented.

### 45.5.1.3 CAN FD Operation

There are two variants in the CAN FD frame format, first the CAN FD frame without bit rate switching where the data field of a CAN frame may be longer than 8 bytes. The second variant is the CAN FD frame where control field, data field, and CRC field of a CAN frame are transmitted with a higher bit rate than the beginning and the end of the frame.

The MCAN operation mode is enabled by configuring MCAN\_CCCR.CME. In case MCAN\_CCCR.CME = 1, transmission of long CAN FD frames and reception of long and fast CAN FD frames is enabled. With MCAN\_CCCR.CME = 2 or 3, transmission and reception of long and fast CAN FD frames is enabled. MCAN\_CCCR.CME can only be changed while MCAN\_CCCR.INIT and MCAN\_CCCR.CCE are both set.

When initialization is completed, the CAN FD protocol option is disabled and must be requested by writing to MCAN\_CCCR.CMR.

A mode change requested by writing to MCAN\_CCCR.CMR will be executed next time the CAN protocol controller FSM reaches idle phase between CAN frames. Upon this event MCAN\_CCCR.CMR is cleared and the status flags MCAN\_CCCR.FDBS and MCAN\_CCCR.FDO are set accordingly. In case the requested CAN operation mode is not enabled, the value written to MCAN\_CCCR.CMR is retained until it is overwritten by the next mode change request. Default is CAN operation according to ISO11898-1.

It is not necessary to change the CAN operation mode after system startup. A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significant higher than in the CAN FD arbitration phase. In this case disable the CAN FD bit rate switching option for transmissions.
- During system startup all nodes are transmitting according to ISO11898-1 until it is verified that they are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- End-of-line programming in case not all nodes are CAN FD-capable. Non-CAN FD nodes are held in silent mode until programming has completed. Then all nodes revert to CAN communication according ISO11898-1.

When MCAN\_CCCR.CME  $\neq$  0, received CAN FD frames are interpreted according to the CAN FD Protocol Specification. The reserved bit in CAN frames with 11-bit identifiers and the first reserved bit in CAN frames with 29-bit identifiers will be decoded as EDL bit. EDL = recessive signifies a CAN FD frame, EDL = dominant signifies a standard CAN frame. In a CAN FD frame, the two bits following EDL, r0 and BRS, decide whether the bit rate inside of this CAN FD frame is switched. A CAN FD bit rate switch is signified by r0 = dominant and BRS = recessive. The coding of r0 = recessive is reserved for future expansion of the protocol.

Reception of CAN frames according to ISO 11898-1 is possible in all CAN operation modes.

Status bits MCAN\_CCCR.FDO and MCAN\_CCCR.FDBS indicate the format of transmitted frames. When MCAN\_CCCR.FDO is set, frames will be transmitted in CAN FD format with EDL = recessive. When both MCAN\_CCCR.FDO and MCAN\_CCCR.FDBS are set, frames are transmitted in CAN FD format with bit rate switching and both bits EDL and BRS = recessive.

In the CAN FD format, the coding of the DLC differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN, the codes 9 to 15, which in standard CAN all code a data field of 8 bytes, are coded according to [Table 45-3](#) below.

**Table 45-3. Coding of DLC in CAN FD**

DLC	9	10	11	12	13	14	15
Number of Data Bytes	12	16	20	24	32	48	64

In CAN FD frames, the bit timing will be switched inside the frame, after the BRS (Bit Rate Switch) bit, if this bit is recessive. Before the BRS bit, in the CAN FD arbitration phase, the standard CAN bit timing is used as defined by the Bit Timing and Prescaler register (MCAN\_BTP). In the following CAN FD data phase, the fast CAN bit timing is



used as defined by the Fast Bit Timing and Prescaler register (MCAN\_FBTP). The bit timing reverts back from the fast timing at the CRC delimiter or when an error is detected, whichever occurs first.

The maximum configurable bit rate in the CAN FD data phase depends on the CAN clock frequency (can\_clk). Example: with a CAN clock frequency of 20 MHz and the shortest configurable bit time of 4  $t_q$ , the bit rate in the data phase is 5 Mbit/s.

In both data frame formats, CAN FD long and CAN FD fast, the value of the bit ESI (Error Status Indicator) is determined by the transmitter's error state at the start of the transmission. If the transmitter is error passive, ESI is transmitted recessive, else it is transmitted dominant.


#### 45.5.1.4 Transceiver Delay Compensation

During the data phase of a CAN FD transmission only one node is transmitting, all others are receivers. The length of the bus line has no impact. When transmitting via pin CANTX the protocol controller receives the transmitted data from its local CAN transceiver via pin CANRX. The received data is delayed by the CAN transceiver's loop delay. In case this delay is greater than TSEG1 (time segment before sample point), a bit error is detected. In order to enable a data phase bit time that is even shorter than the transceiver loop delay, the delay compensation is introduced. Without transceiver delay compensation, the bit rate in the data phase of a CAN FD frame is limited by the transceivers loop delay.

##### Description

The CAN FD protocol unit has implemented a delay compensation mechanism to compensate the CAN transceiver's loop delay, thereby enabling transmission with higher bit rates during the CAN FD data phase independent of the delay of a specific CAN transceiver. Figure 45-2 below describes how the transceiver loop delay is measured.

**Figure 45-2. Transceiver Delay Measurement**



Within each CAN FD frame, the transmitter measures the delay between the data transmitted at pin CANTX and the data received at pin CANRX. The measurement is done once, at the falling edge of bit EDL to bit r0. The delay is measured in can\_clk periods.

A secondary sample point position is calculated by adding a configurable transceiver delay compensation offset MCAN\_FBTP.TDCO to the measured transceiver delay. This transceiver delay compensation value MCAN\_TEST.TDCV is the sum of the measured transceiver delay and the transceiver delay compensation offset. The transceiver delay compensation offset is chosen to adjust the secondary sample point inside the bit time (e.g. half of the bit time in the data phase). The position of the secondary sample point is rounded down to the next integer number of time quanta  $t_q$ .

To check for bit errors during the data phase, the delayed transmit data is compared against the received data at the secondary sample point. If a bit error is detected at the secondary sample point, the transmitter will react to this bit error at the next following regular sample point. During arbitration phase the delay compensation is always disabled.

For the transceiver delay compensation the following boundary conditions have to be considered:

- The sum of the measured delay from CANTX to CANRX and the configured transceiver delay compensation offset MCAN\_FBTP.TDCO has to be less than 3 bit times in the data phase.
- The sum of the measured delay from CANTX to CANRX and the configured transceiver delay compensation offset MCAN\_FBTP.TDCO has to be less or equal 63 can\_clk periods. In case this sum exceeds 63 can\_clk periods, the maximum value of 63 can\_clk periods is used for transceiver delay compensation.

The actual delay compensation value is monitored by reading MCAN\_TEST.TDCV.

### Configuration and Status

Compensation for the transceiver loop delay by the MCAN is enabled via MCAN\_FBTP.TDC. The transceiver delay compensation offset is configured via MCAN\_FBTP.TDCO. The actual delay compensation value applied by the MCAN's protocol engine can be read from MCAN\_TEST.TDCV.

#### 45.5.1.5 Restricted Operation Mode

In Restricted Operation mode, the node is able to receive data and remote frames and to give acknowledge to valid frames, but it does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. The processor can set the MCAN into Restricted Operation mode by setting bit MCAN\_CCCR.ASM. The bit can only be set by the processor when both MCAN\_CCCR.CCE and MCAN\_CCCR.INIT are set to '1'. The bit can be reset by the processor at any time.

Restricted Operation mode is automatically entered when the Tx Handler was not able to read data from the Message RAM in time. To leave Restricted Operation mode, the processor has to reset MCAN\_CCCR.ASM.


The Restricted Operation mode can be used in applications that adapt themselves to different CAN bit rates. In this case the application tests different bit rates and leaves the Restricted Operation mode after it has received a valid frame.

#### 45.5.1.6 Bus Monitoring Mode

The MCAN is set in Bus Monitoring mode by setting MCAN\_CCCR.MON. In Bus Monitoring mode (see ISO11898-1, 10.12 Bus monitoring), the MCAN is able to receive valid data frames and valid remote frames, but cannot start a transmission. In this mode, it sends only recessive bits on the CAN bus. If the MCAN is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the MCAN monitors this dominant bit, although the CAN bus may remain in recessive state. In Bus Monitoring mode, the Tx Buffer Request Pending register (MCAN\_TXBRP) is held in reset state.

The Bus Monitoring mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits. [Figure 45-4](#) shows the connection of signals CANTX and CANRX to the MCAN in Bus Monitoring mode.

Figure 45-3. Pin Control in Bus Monitoring Mode



#### 45.5.1.7 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898-1, 6.3.3 Recovery Management), the MCAN provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled. To support time-triggered communication as described in ISO 11898-1, chapter 9.2, the automatic retransmission may be disabled via MCAN\_CCCR.DAR.

#### Frame Transmission in DAR Mode

In DAR mode all transmissions are automatically cancelled after they started on the CAN bus. A Tx Buffer's Tx Request Pending bit TXBRP.TRPx is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

- Successful transmission:  
Corresponding Tx Buffer Transmission Occurred bit MCAN\_TXBTO.TOx set  
Corresponding Tx Buffer Cancellation Finished bit MCAN\_TXBCF.CFx not set
- Successful transmission in spite of cancellation:  
Corresponding Tx Buffer Transmission Occurred bit MCAN\_TXBTO.TOx set  
Corresponding Tx Buffer Cancellation Finished bit MCAN\_TXBCF.CFx set
- Arbitration lost or frame transmission disturbed:  
Corresponding Tx Buffer Transmission Occurred bit MCAN\_TXBTO.TOx not set  
Corresponding Tx Buffer Cancellation Finished bit MCAN\_TXBCF.CFx set

In case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = "10" (transmission in spite of cancellation).

#### 45.5.1.8 Power Down (Sleep Mode)

The MCAN can be set into power down mode via bit MCAN\_CCCR.CSR.

When all pending transmission requests have completed, the MCAN waits until bus idle state is detected. Then the MCAN sets the MCAN\_CCCR.INIT to prevent any further CAN transfers. Now the MCAN acknowledges that it is ready for power down by setting to one the bit MCAN\_CCCR.CSA. In this state, before the clocks are switched off, further register accesses can be made. A write access to MCAN\_CCCR.INIT will have no effect. Now the MCAN clock inputs HCLK and can\_clk may be switched off.

To leave Power-down mode, the application has to turn on the MCAN clocks before clearing CC Control Register flag MCAN\_CCCR.CSR. The MCAN will acknowledge this by clearing MCAN\_CCCR.CSA. The application can then restart CAN communication by clearing the bit CCCR.INIT.

### 45.5.1.9 Test Modes

To enable write access to the MCAN Test register (MCAN\_TEST) (see [Section 45.6.3](#)), bit MCAN\_CCCR.TEST must be set. This allows the configuration of the test modes and test functions.

Four output functions are available for the CAN transmit pin CANTX by programming MCAN\_TEST.TX. Additionally to its default function – the serial data output – it can drive the CAN Sample Point signal to monitor the MCAN's bit timing and it can drive constant dominant or recessive values. The actual value at pin CANRX can be read from MCAN\_TEST.RX. Both functions can be used to check the CAN bus' physical layer.

Due to the synchronization mechanism between CAN clock and system bus clock domain, there may be a delay of several system bus clock periods between writing to MCAN\_TEST.TX until the new configuration is visible at output pin CANTX. This applies also when reading input pin CANRX via MCAN\_TEST.RX.

**Note:** Test modes should be used for production tests or self test only. The software control for pin CANTX interferes with all CAN protocol functions. It is not recommended to use test modes for application.

#### External Loop Back Mode


The MCAN can be set in External Loop Back mode by setting the bit MCAN\_TEST.LBCK. In Loop Back mode, the MCAN treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into an Rx Buffer or an Rx FIFO. [Figure 45-4](#) shows the connection of signals CANTX and CANRX to the MCAN in External Loop Back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the MCAN ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in Loop Back mode. In this mode the MCAN performs an internal feedback from its Tx output to its Rx input. The actual value of the CANRX input pin is disregarded by the MCAN. The transmitted messages can be monitored at the CANTX pin.

#### Internal Loop Back Mode

Internal Loop Back mode is entered by setting bits MCAN\_TEST.LBCK and MCAN\_CCCR.MON. This mode can be used for a “Hot Selftest”, meaning the MCAN can be tested without affecting a running CAN system connected to the pins CANTX and CANRX. In this mode pin CANRX is disconnected from the MCAN and pin CANTX is held recessive. [Figure 45-4](#) shows the connection of CANTX and CANRX to the MCAN in case of Internal Loop Back mode.

**Figure 45-4. Pin Control in Loop Back Modes**



### 45.5.2 Timestamp Generation

For timestamp generation the MCAN supplies a 16-bit wrap-around counter. A prescaler TSCC.TCP can be configured to clock the counter in multiples of CAN bit times (1...16). The counter is readable via MCAN\_TSCV.TSC. A write access to the Timestamp Counter Value register (MCAN\_TSCV) resets the counter to zero. When the timestamp counter wraps around interrupt flag IR.TSW is set.

On start of frame reception / transmission the counter value is captured and stored into the timestamp section of an Rx Buffer / Rx FIFO (RXTS[15:0]) or Tx Event FIFO (TXTS[15:0]) element.

By programming bit MCAN\_TSCC.TSS an external 16-bit timestamp can be used.

### 45.5.3 Timeout Counter

To signal timeout conditions for Rx FIFO 0, Rx FIFO 1, and the Tx Event FIFO, the MCAN supplies a 16-bit Timeout Counter. It operates as down-counter and uses the same prescaler controlled by TSCC.TCP as the Timestamp Counter. The Timeout Counter is configured via the Timeout Counter Configuration register (MCAN\_TOCC). The actual counter value can be read from MCAN\_TOCV.TOC. The Timeout Counter can only be started while MCAN\_CCCR.INIT = '0'. It is stopped when MCAN\_CCCR.INIT = '1', e.g. when the MCAN enters Bus\_Off state.

The operation mode is selected by MCAN\_TOCC.TOS. When operating in Continuous mode, the counter starts when MCAN\_CCCR.INIT is reset. A write to MCAN\_TOCV presets the counter to the value configured by MCAN\_TOCC.TOP and continues down-counting.

When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by MCAN\_TOCC.TOP. Down-counting is started when the first FIFO element is stored. Writing to MCAN\_TOCV has no effect.

When the counter reaches zero, interrupt flag MCAN\_IR.TOO is set. In Continuous mode, the counter is immediately restarted at MCAN\_TOCC.TOP.

**Note:** The clock signal for the Timeout Counter is derived from the CAN Core's sample point signal. Therefore the point in time where the Timeout Counter is decremented may vary due to the synchronization / re-synchronization mechanism of the CAN Core. If the baud rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

### 45.5.4 Rx Handling

The Rx Handler controls the acceptance filtering, the transfer of received messages to the Rx Buffers or to one of the two Rx FIFOs, as well as the Rx FIFO's Put and Get Indices.

#### 45.5.4.1 Acceptance Filtering

The MCAN offers the possibility to configure two sets of acceptance filters, one for standard identifiers and one for extended identifiers. These filters can be assigned to an Rx Buffer or to Rx FIFO 0,1. For acceptance filtering each list of filters is executed from element #0 until the first matching element. Acceptance filtering stops at the first matching element. The following filter elements are not evaluated for this message.

The main features are:

- Each filter element can be configured as
  - range filter (from - to)
  - filter for one or two dedicated IDs
  - classic bit mask filter
- Each filter element is configurable for acceptance or rejection filtering
- Each filter element can be enabled / disabled individually
- Filters are checked sequentially, execution stops with the first matching filter element

Related configuration registers are:

- Global Filter Configuration (MCAN\_GFC)
- Standard ID Filter Configuration (MCAN\_SIDFC)
- Extended ID Filter Configuration (MCAN\_XIDFC)
- Extended ID and Mask (MCAN\_XIDAM)

Depending on the configuration of the filter element (SFEC/EFEC) a match triggers one of the following actions:

- Store received frame in FIFO 0 or FIFO 1
- Store received frame in Rx Buffer
- Store received frame in Rx Buffer and generate pulse at filter event pin
- Reject received frame
- Set High Priority Message interrupt flag (MCAN\_IR.HPM)
- Set High Priority Message interrupt flag (MCAN\_IR.HPM) and store received frame in FIFO 0 or FIFO 1

Acceptance filtering is started after the complete identifier has been received. After acceptance filtering has completed, and if a matching Rx Buffer or Rx FIFO has been found, the Message Handler starts writing the received message data in portions of 32 bit to the matching Rx Buffer or Rx FIFO. If the CAN protocol controller has detected an error condition (e.g. CRC error), this message is discarded with the following impact on the effected Rx Buffer or Rx FIFO:

- Rx Buffer  
New Data flag of matching Rx Buffer is not set, but Rx Buffer (partly) overwritten with received data. For error type see MCAN\_PSR.LEC respectively MCAN\_PSR.FLEC.
- Rx FIFO  
Put index of matching Rx FIFO is not updated, but related Rx FIFO element (partly) overwritten with received data. For error type see MCAN\_PSR.LEC respectively MCAN\_PSR.FLEC. In case the matching Rx FIFO is operated in overwrite mode, the boundary conditions described in [“Rx FIFO Overwrite Mode”](#) have to be considered.

**Note:** When an accepted message is written to one of the two Rx FIFOs, or into an Rx Buffer, the unmodified received identifier is stored independent of the filter(s) used. The result of the acceptance filter process is strongly depending on the sequence of configured filter elements.

### Range Filter

The filter matches for all received frames with Message IDs in the range defined by SF1ID/SF2ID resp. EF1ID/EF2ID.

There are two possibilities when range filtering is used together with extended frames:

EFT = “00”: The Message ID of received frames is ANDed with the MCAN\_XIDAM before the range filter is applied

EFT = “11”: The MCAN\_XIDAM is not used for range filtering

### Filter for Specific IDs

A filter element can be configured to filter for one or two specific Message IDs. To filter for one specific Message ID, the filter element has to be configured with SF1ID = SF2ID resp. EF1ID = EF2ID.

### Classic Bit Mask Filter

Classic bit mask filtering is intended to filter groups of Message IDs by masking single bits of a received Message ID. With classic bit mask filtering SF1ID/EF1ID is used as Message ID filter, while SF2ID/EF2ID is used as filter mask.

A zero bit at the filter mask will mask out the corresponding bit position of the configured ID filter, e.g. the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are one are relevant for acceptance filtering.


In case all mask bits are one, a match occurs only when the received Message ID and the Message ID filter are identical. If all mask bits are zero, all Message IDs match.

### Standard Message ID Filtering

[Figure 45-5](#) below shows the flow for standard Message ID (11-bit Identifier) filtering. The Standard Message ID Filter element is described in [Section 45.5.7.5](#).

Controlled by the MCAN\_GFC and the MCAN\_SIDFC Message ID, Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.

**Figure 45-5. Standard Message ID Filter Path**




### Extended Message ID Filtering

Figure 45-6 below shows the flow for extended Message ID (29-bit Identifier) filtering. The Extended Message ID Filter element is described in Section 45.5.7.6.

Controlled by the MCAN\_GFC and the MCAN\_XIDFC Message ID, Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.

The MCAN\_XIDAM is ANDed with the received identifier before the filter list is executed.

**Figure 45-6. Extended Message ID Filter Path**



#### 45.5.4.2 Rx FIFOs


Rx FIFO 0 and Rx FIFO 1 can be configured to hold up to 64 elements each. Configuration of the two Rx FIFOs is done via the Rx FIFO 0 Configuration register (MCAN\_RXF0C) and the Rx FIFO 1 Configuration register (MCAN\_RXF1C).

Received messages that passed acceptance filtering are transferred to the Rx FIFO as configured by the matching filter element. For a description of the filter mechanisms available for Rx FIFO 0 and Rx FIFO 1, see [Section 45.5.4.1](#). The Rx FIFO element is described in [Section 45.5.7.2](#).

To avoid an Rx FIFO overflow, the Rx FIFO watermark can be used. When the Rx FIFO fill level reaches the Rx FIFO watermark configured by MCAN\_RXFnC.FnWM, interrupt flag MCAN\_IR.RFnW is set. When the Rx FIFO Put Index reaches the Rx FIFO Get Index, an Rx FIFO Full condition is signalled by MCAN\_RXFnS.FnF. In addition, the interrupt flag MCAN\_IR.RFnF is set.



Figure 45-7. Rx FIFO Status



When reading from an Rx FIFO, Rx FIFO Get Index  $RXFnS.FnGI \times$  FIFO Element Size has to be added to the corresponding Rx FIFO start address  $RXFnC.FnSA$ .

Table 45-4. Rx Buffer / FIFO Element Size

RXESC.RBDS[2:0] RXESC.FnDS[2:0]	Data Field [bytes]	FIFO Element Size [RAM words]
0	8	4
1	12	5
2	16	6
3	20	7
4	24	8
5	32	10
6	48	14
7	64	18

### Rx FIFO Blocking Mode

The Rx FIFO blocking mode is configured by  $MCAN\_RXFnC.FnOM = '0'$ . This is the default operation mode for the Rx FIFOs.

When an Rx FIFO full condition is reached ( $MCAN\_RXFnS.FnPI = MCAN\_RXFnS.FnGI$ ), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO Get Index has been incremented. An Rx FIFO full condition is signalled by  $MCAN\_RXFnS.FnF = '1'$ . In addition, the interrupt flag  $MCAN\_IR.RFnF$  is set.

In case a message is received while the corresponding Rx FIFO is full, this message is discarded and the message lost condition is signalled by  $MCAN\_RXFnS.RFnL = '1'$ . In addition, the interrupt flag  $MCAN\_IR.RFnL$  is set.


### Rx FIFO Overwrite Mode

The Rx FIFO overwrite mode is configured by  $MCAN\_RXFnC.FnOM = '1'$ .

When an Rx FIFO full condition ( $MCAN\_RXFnS.FnPI = MCAN\_RXFnS.FnGI$ ) is signalled by  $MCAN\_RXFnS.FnF = '1'$ , the next message accepted for the FIFO will overwrite the oldest FIFO message. Put and get index are both incremented by one.

When an Rx FIFO is operated in overwrite mode and an Rx FIFO full condition is signalled, reading of the Rx FIFO elements should start at least at get index + 1. The reason for that is, that it might happen, that a received message is written to the Message RAM (put index) while the processor is reading from the Message RAM (get index). In this case inconsistent data may be read from the respective Rx FIFO element. Adding an offset to the get index when reading from the Rx FIFO avoids this problem. The offset depends on how fast the processor accesses the Rx FIFO. Figure 45-8 shows an offset of two with respect to the get index when reading the Rx FIFO. In this case the two messages stored in element 1 and 2 are lost.

**Figure 45-8. Rx FIFO Overflow Handling**



After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO Acknowledge Index  $RXFnA.FnA$ . This increments the get index to that element number. In case the put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset ( $MCAN\_RXFnS.FnF = '0'$ ).

#### 45.5.4.3 Dedicated Rx Buffers

The MCAN supports up to 64 dedicated Rx Buffers. The start address of the dedicated Rx Buffer section is configured via  $MCAN\_RXBC.RBSA$ .

For each Rx Buffer, a Standard or Extended Message ID Filter Element with  $SFEC / EFEC = 7$  and  $SFID2 / EFID2[10:9] = 0$  has to be configured (see Section 45.5.7.5 and Section 45.5.7.6).

After a received message has been accepted by a filter element, the message is stored into the Rx Buffer in the Message RAM referenced by the filter element. The format is the same as for an Rx FIFO element. In addition, the flag MCAN\_IR.DRX (Message stored in dedicated Rx Buffer) in the MCAN\_IR is set.

**Table 45-5. Example Filter Configuration for Rx Buffers**

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID message 1	0	0
1	ID message 2	0	1
2	ID message 3	0	2

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in the New Data 1 register (MCAN\_NDAT1) and New Data 2 register (MCAN\_NDAT2) is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags have to be reset by the processor by writing a '1' to the respective bit position.

While an Rx Buffer's New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer will not match, causing the acceptance filtering to continue. Following Message ID Filter Elements may cause the received message to be stored into another Rx Buffer, or into an Rx FIFO, or the message may be rejected, depending on filter configuration.

#### Rx Buffer Handling

- Reset interrupt flag IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

#### 45.5.4.4 Debug on CAN Support

Debug messages are stored into Rx Buffers. For debug handling three consecutive Rx buffers (e.g. #61, #62, #63) have to be used for storage of debug messages A, B, and C. The format is the same as for an Rx Buffer or an Rx FIFO element (see [Section 45.5.7.2 "Rx Buffer and FIFO Element"](#)).

Advantage: Fixed start address for the DMA transfers (relative to MCAN\_RXBC.RBSA), no additional configuration required.

For filtering of debug messages Standard / Extended Filter Elements with SFEC / EFEC = 7 have to be set up. Messages matching these filter elements are stored into the Rx Buffers addressed by SFID2 / EFID2[5:0].

After message C has been stored, the DMA request output m\_can\_dma\_req is activated and the three messages can be read from the Message RAM under DMA control. The RAM words holding the debug messages will not be changed by the MCAN while m\_can\_dma\_req is activated. The behavior is similar to that of an Rx Buffer with its New Data flag set.

After the DMA has completed, the MCAN is prepared to receive the next set of debug messages.

#### Filtering for Debug Messages

Filtering for debug messages is done by configuring one Standard / Extended Message ID Filter Element for each of the three debug messages. To enable a filter element to filter for debug messages SFEC / EFEC has to be programmed to "111". In this case fields SFID1 / SFID2 and EFID1 / EFID2 have a different meaning (see [Section 45.5.7.5](#) and [Section 45.5.7.6](#)). While SFID2 / EFID2[10:9] controls the debug message handling state machine, SFID2 / EFID2[5:0] controls the location for storage of a received debug message.

When a debug message is stored, neither the respective New Data flag nor MCAN\_IR.DRX are set. The reception of debug messages can be monitored via RXF1S.DMS.

**Table 45-6. Example Filter Configuration for Debug Messages**


Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID debug message A	1	11 1101
1	ID debug message B	2	11 1110
2	ID debug message C	3	11 1111

### Debug Message Handling

The debug message handling state machine assures that debug messages are stored to three consecutive Rx Buffers in the correct order. In case of missing messages the process is restarted. The DMA request is activated only when all three debug messages A, B, C have been received in the correct order.

The status of the debug message handling state machine is signalled via MCAN\_RXF1S.DMS.

**Figure 45-9. Debug Message Handling State Machine**



- T0: reset m\_cam\_dma\_req output, enable reception of debug messages A, B, and C
- T1: reception of debug message A
- T2: reception of debug message A
- T3: reception of debug message C
- T4: reception of debug message B
- T5: reception of debug messages A, B
- T6: reception of debug message C
- T7: DMA transfer completed
- T8: reception of debug message A,B,C (message rejected)

### 45.5.5 Tx Handling

The Tx Handler handles transmission requests for the dedicated Tx Buffers, the Tx FIFO, and the Tx Queue. It controls the transfer of transmit messages to the CAN Core, the Put and Get Indices, and the Tx Event FIFO. Up

to 32 Tx Buffers can be set up for message transmission. The Tx Buffer element is described in [Section 45.5.7.3](#).

**Note:** AUTOSAR requires at least three Tx Queue Buffers and support of transmit cancellation.

The Tx Handler starts a Tx scan to check for the highest priority pending Tx request (Tx Buffer with lowest Message ID) when the MCAN\_TXBRP is updated, or when a transmission has been started.

#### 45.5.5.1 Transmit Pause

The transmit pause feature is intended for use in CAN systems where the CAN message identifiers are (permanently) specified to specific values and cannot easily be changed. These message identifiers may have a higher CAN arbitration priority than other defined messages, while in a specific application their relative arbitration priority should be inverse. This may lead to a case where one ECU sends a burst of CAN messages that cause another ECU's CAN messages to be delayed because that other messages have a lower CAN arbitration priority.

If e.g. CAN ECU-1 has the transmit pause feature enabled and is requested by its application software to transmit four messages, it will, after the first successful message transmission, wait for two CAN bit times of bus idle before it is allowed to start the next requested message. If there are other ECUs with pending messages, those messages are started in the idle time, they would not need to arbitrate with the next message of ECU-1. After having received a message, ECU-1 is allowed to start its next transmission as soon as the received message releases the CAN bus.

The transmit pause feature is controlled by bit MCAN\_CCCR.TXP. If the bit is set, the MCAN will, each time it has successfully transmitted a message, pause for two CAN bit times before starting the next transmission. This enables other CAN nodes in the network to transmit messages even if their messages have lower prior identifiers. Default is transmit pause disabled (MCAN\_CCCR.TXP = '0').

This feature looses up burst transmissions coming from a single node and it protects against "babbling idiot" scenarios where the application program erroneously requests too many transmissions.

#### 45.5.5.2 Dedicated Tx Buffers

Dedicated Tx Buffers are intended for message transmission under complete control of the processor. Each dedicated Tx Buffer is configured with a specific Message ID. In case that multiple Tx Buffers are configured with the same Message ID, the Tx Buffer with the lowest buffer number is transmitted first.

If the data section has been updated, a transmission is requested by an Add Request via MCAN\_TXBAR.ARn. The requested messages arbitrate internally with messages from an optional Tx FIFO or Tx Queue and externally with messages on the CAN bus, and are sent out according to their Message ID.

A dedicated Tx Buffer allocates Element Size 32-bit words in the Message RAM (see [Table 45-7](#)). Therefore the start address of a dedicated Tx Buffer in the Message RAM is calculated by adding transmit buffer index (0...31) x Element Size to the Tx Buffer Start Address TXBC.TBSA.

**Table 45-7. Tx Buffer / FIFO / Queue Element Size**

TXESC.TBDS[2:0]	Data Field [bytes]	Element Size [RAM words]
0	8	4
1	12	5
2	16	6
3	20	7
4	24	8
5	32	10
6	48	14
7	64	18

### 45.5.5.3 Tx FIFO

Tx FIFO operation is configured by programming MCAN\_TXBC.TFQM to '0'. Messages stored in the Tx FIFO are transmitted starting with the message referenced by the Get Index MCAN\_TXFQS.TFGI. After each transmission the Get Index is incremented cyclically until the Tx FIFO is empty. The Tx FIFO enables transmission of messages with the same Message ID from different Tx Buffers in the order these messages have been written to the Tx FIFO. The MCAN calculates the Tx FIFO Free Level MCAN\_TXFQS.TFFL as difference between Get and Put Index. It indicates the number of available (free) Tx FIFO elements.

New transmit messages have to be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQPI. An Add Request increments the Put Index to the next free Tx FIFO element. When the Put Index reaches the Get Index, Tx FIFO Full (MCAN\_TXFQS.TFQF = '1') is signalled. In this case no further messages should be written to the Tx FIFO until the next message has been transmitted and the Get Index has been incremented.

When a single message is added to the Tx FIFO, the transmission is requested by writing a '1' to the TXBAR bit related to the Tx Buffer referenced by the Tx FIFO's Put Index.

When multiple (n) messages are added to the Tx FIFO, they are written to n consecutive Tx Buffers starting with the Put Index. The transmissions are then requested via MCAN\_TXBAR. The Put Index is then cyclically incremented by n. The number of requested Tx buffers should not exceed the number of free Tx Buffers as indicated by the Tx FIFO Free Level.

When a transmission request for the Tx Buffer referenced by the Get Index is cancelled, the Get Index is incremented to the next Tx Buffer with pending transmission request and the Tx FIFO Free Level is recalculated. When transmission cancellation is applied to any other Tx Buffer, the Get Index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates Element Size 32-bit words in the Message RAM (see [Table 45-7](#)). Therefore the start address of the next available (free) Tx FIFO Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQPI (0...31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA.

### 45.5.5.4 Tx Queue

Tx Queue operation is configured by programming MCAN\_TXBC.TFQM to '1'. Messages stored in the Tx Queue are transmitted starting with the message with the lowest Message ID (highest priority). In case that multiple Queue Buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

New messages have to be written to the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQPI. An Add Request cyclically increments the Put Index to the next free Tx Buffer. In case that the Tx Queue is full (MCAN\_TXFQS.TFQF = '1'), the Put Index is not valid and no further message should be written to the Tx Queue until at least one of the requested messages has been sent out or a pending transmission request has been cancelled.


The application may use register MCAN\_TXBRP instead of the Put Index and may place messages to any Tx Buffer without pending transmission request.

A Tx Queue Buffer allocates Element Size 32-bit words in the Message RAM (see [Table 45-7](#)). Therefore the start address of the next available (free) Tx Queue Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQPI (0...31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA.

### 45.5.5.5 Mixed Dedicated Tx Buffers / Tx FIFO

In this case the Tx Buffers section in the Message RAM is subdivided into a set of dedicated Tx Buffers and a Tx FIFO. The number of dedicated Tx Buffers is configured by MCAN\_TXBC.NDTB. The number of Tx Buffers assigned to the Tx FIFO is configured by MCAN\_TXBC.TFQS. In case MCAN\_TXBC.TFQS is programmed to zero, only dedicated Tx Buffers are used.

**Figure 45-10. Example of Mixed Configuration Dedicated Tx Buffers / Tx FIFO**




Tx prioritization:

- Scan dedicated Tx Buffers and oldest pending Tx FIFO Buffer (referenced by MCAN\_TXFS.TFGI)
- Buffer with lowest Message ID gets highest priority and is transmitted next

#### 45.5.5.6 Mixed Dedicated Tx Buffers / Tx Queue

In this case the Tx Buffers section in the Message RAM is subdivided into a set of dedicated Tx Buffers and a Tx Queue. The number of dedicated Tx Buffers is configured by MCAN\_TXBC.NDTB. The number of Tx Queue Buffers is configured by MCAN\_TXBC.TFQS. In case MCAN\_TXBC.TFQS is programmed to zero, only dedicated Tx Buffers are used.

**Figure 45-11. Example of Mixed Configuration Dedicated Tx Buffers / Tx Queue**



Tx prioritization:

- Scan all Tx Buffers with activated transmission request
- Tx Buffer with lowest Message ID gets highest priority and is transmitted next

#### 45.5.5.7 Transmit Cancellation

The MCAN supports transmit cancellation. This feature is especially intended for gateway applications and AUTOSAR based applications. To cancel a requested transmission from a dedicated Tx Buffer or a Tx Queue Buffer, the processor has to write a '1' to the corresponding bit position (=number of Tx Buffer) of register MCAN\_TXBCR. Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signalled by setting the corresponding bit of register MCAN\_TXBCF to '1'.

In case a transmit cancellation is requested while a transmission from a Tx Buffer is already ongoing, the corresponding TXBRP bit remains set as long as the transmission is in progress. If the transmission was successful, the corresponding MCAN\_TXBTO and MCAN\_TXBCF bits are set. If the transmission was not successful, it is not repeated and only the corresponding MCAN\_TXBCF bit is set.

**Note:** In case a pending transmission is cancelled immediately before this transmission could have been started, there follows a short time window where no transmission is started even if another message is also pending in this node. This may enable another node to transmit a message which may have a lower priority than the second message in this node.



### 45.5.5.8 Tx Event Handling

To support Tx event handling the MCAN has implemented a Tx Event FIFO. After the MCAN has transmitted a message on the CAN bus, Message ID and timestamp are stored in a Tx Event FIFO element. To link a Tx event to a Tx Event FIFO element, the Message Marker from the transmitted Tx Buffer is copied into the Tx Event FIFO element.

The Tx Event FIFO can be configured to a maximum of 32 elements. The Tx Event FIFO element is described in [Section 45.5.4.4](#).

When a Tx Event FIFO full condition is signalled by IR.TEFF, no further elements are written to the Tx Event FIFO until at least one element has been read out and the Tx Event FIFO Get Index has been incremented. In case a Tx event occurs while the Tx Event FIFO is full, this event is discarded and interrupt flag MCAN\_IR.TEFL is set.

To avoid a Tx Event FIFO overflow, the Tx Event FIFO watermark can be used. When the Tx Event FIFO fill level reaches the Tx Event FIFO watermark configured by MCAN\_TXEFC.EFWM, interrupt flag MCAN\_IR.TEFW is set.

When reading from the Tx Event FIFO, two times the Tx Event FIFO Get Index MCAN\_TXEFS.EFGI has to be added to the Tx Event FIFO start address MCAN\_TXEFC.EFSA.

### 45.5.6 FIFO Acknowledge Handling

The Get Indices of Rx FIFO 0, Rx FIFO 1, and the Tx Event FIFO are controlled by writing to the corresponding FIFO Acknowledge Index (see [Section 45.6.26](#), [Section 45.6.30](#), and [Section 45.6.44](#)). Writing to the FIFO Acknowledge Index will set the FIFO Get Index to the FIFO Acknowledge Index plus one and thereby updates the FIFO Fill Level. There are two use cases:

When only a single element has been read from the FIFO (the one being pointed to by the Get Index), this Get Index value is written to the FIFO Acknowledge Index.

When a sequence of elements has been read from the FIFO, it is sufficient to write the FIFO Acknowledge Index only once at the end of that read sequence (value: Index of the last element read), to update the FIFO's Get Index.

Due to the fact that the processor has free access to the MCAN's Message RAM, special care has to be taken when reading FIFO elements in an arbitrary order (Get Index not considered). This might be useful when reading a High Priority Message from one of the two Rx FIFOs. In this case the FIFO's Acknowledge Index should not be written because this would set the Get Index to a wrong position and also alters the FIFO's Fill Level. In this case some of the older FIFO elements would be lost.

**Note:** The application has to ensure that a valid value is written to the FIFO Acknowledge Index. The MCAN does not check for erroneous values.

### 45.5.7 Message RAM

For storage of Rx/Tx messages and for storage of the filter configuration, a single- or dual-ported Message RAM must be connected to the MCAN module.


#### 45.5.7.1 Message RAM Configuration

The Message RAM has a width of 32 bits. The MCAN module can be configured to allocate up to 4352 words in the Message RAM. It is not necessary to configure each of the sections listed in [Figure 45-12](#), nor is there any restriction with respect to the sequence of the sections.

When operated in CAN FD mode, the required Message RAM size depends on the element size configured for Rx FIFO0, Rx FIFO1, Rx Buffers, and Tx Buffers via MCAN\_RXESC.F0DS, MCAN\_RXESC.F1DS, MCAN\_RXESC.RBDS, and MCAN\_TXESC.TBDS.



**Figure 45-12. Message RAM Configuration**



When the MCAN addresses the Message RAM, it addresses 32-bit words, not single bytes. The configurable start addresses are 32-bit word addresses; i.e., only bits 15 to 2 are evaluated, the two least significant bits are ignored.

**Note:** The MCAN does not check for erroneous configuration of the Message RAM. The configuration of the start addresses of the different sections and the number of elements of each section must be checked carefully to avoid falsification or loss of data.

### 45.5.7.2Rx Buffer and FIFO Element

Up to 64 Rx Buffers and two Rx FIFOs can be configured in the Message RAM. Each Rx FIFO section can be configured to store up to 64 received messages. The structure of a Rx Buffer / FIFO element is shown in Table 45-8 below. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field via register MCAN\_RXESC.

**Table 45-8. Rx Buffer and FIFO Element**

		31		24	23		16	15	8	7	0	
R0	ESI	XTD	RTR	ID[28:0]								
R1	ANMF	FIDX[6:0]			-	EDL	BR\$	DLC[3:0]	RXTS[15:0]			
R2	DB3[7:0]			DB2[7:0]			DB1[7:0]		DB0[7:0]			
R3	DB7[7:0]			DB6[7:0]			DB5[7:0]		DB4[7:0]			
⋮	...			...			...		...			
R <sup>n</sup>	DB <sub>m</sub> [7:0]			DB <sub>m-1</sub> [7:0]			DB <sub>m-2</sub> [7:0]		DB <sub>m-3</sub> [7:0]			

- **R0 Bit 31 ESI: Error State Indicator**

0: Transmitting node is error active.

1: Transmitting node is error passive.

- **R0 Bit 30 XTD: Extended Identifier**

Signals to the processor whether the received frame has a standard or extended identifier.

0: 11-bit standard identifier.

1: 29-bit extended identifier.

- **R0 Bit 29 RTR: Remote Transmission Request**

Signals to the processor whether the received frame is a data frame or a remote frame.

0: Received frame is a data frame.

1: Received frame is a remote frame.

**Note:** There are no remote frames in CAN FD format. In case a CAN FD frame was received (EDL = 1), bit RTR reflects the state of the reserved bit r1.

- **R0 Bits 28:0 ID[28:0]: Identifier**

Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].

- **R1 Bit 31 ANMF: Accepted Non-matching Frame**

Acceptance of non-matching frames may be enabled via MCAN\_GFC.ANFS and MCAN\_GFC.ANFE.

0: Received frame matching filter index FIDX.

1: Received frame did not match any Rx filter element.

- **R1 Bits 30:24 FIDX[6:0]: Filter Index**

0-127: Index of matching Rx acceptance filter element (invalid if ANMF = '1').

Range is 0 to MCAN\_SIDFC.LSS - 1 resp. MCAN\_XIDFC.LSE - 1.

- **R1 Bit 21 EDL: Extended Data Length**

0: Standard frame format.

1: CAN FD frame format (new DLC-coding and CRC).

- **R1 Bit 20 BRS: Bit Rate Switch**

0: Frame received without bit rate switching.

1: Frame received with bit rate switching.

- **R1 Bits 19:16 DLC[3:0]: Data Length Code**

0-8: CAN + CAN FD: received frame has 0-8 data bytes.

9-15: CAN: received frame has 8 data bytes.

9-15: CAN FD: received frame has 12/16/20/24/32/48/64 data bytes.

- **R1 Bits 15:0 RXTS[15:0]: Rx Timestamp**

Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN\_TSCC.TCP.

- **R2 Bits 31:24 DB3[7:0]: Data Byte 3**

- **R2 Bits 23:16 DB2[7:0]: Data Byte 2**

- **R2 Bits 15:8 DB1[7:0]: Data Byte 1**

- **R2 Bits 7:0 DB0[7:0]: Data Byte 0**

- **R3 Bits 31:24 DB7[7:0]: Data Byte 7**

- **R3 Bits 23:16 DB6[7:0]: Data Byte 6**

- **R3 Bits 15:8 DB5[7:0]: Data Byte 5**

- **R3 Bits 7:0 DB4[7:0]: Data Byte 4**

... ..

- **Rn Bits 31:24 DBm[7:0]: Data Byte m**

- **Rn Bits 23:16 DBm-1[7:0]: Data Byte m-1**

- **Rn Bits 15:8 DBm-2[7:0]: Data Byte m-2**

- **Rn Bits 7:0 DBm-3[7:0]: Data Byte m-3**

**Note:** Depending on the configuration of the element size (MCAN\_RXESC), between two and sixteen 32-bit words (Rn = 3 ..17) are used for storage of a CAN message's data field.

### 45.5.7.3 Tx Buffer Element

The Tx Buffers section can be configured to hold dedicated Tx Buffers as well as a Tx FIFO / Tx Queue. In case that the Tx Buffers section is shared by dedicated Tx buffers and a Tx FIFO / Tx Queue, the dedicated Tx Buffers start at the beginning of the Tx Buffers section followed by the buffers assigned to the Tx FIFO or Tx Queue. The Tx Handler distinguishes between dedicated Tx Buffers and Tx FIFO / Tx Queue by evaluating the Tx Buffer configuration TXBC.TFQS and TXBC.NDTB. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field via register TXESC.

**Table 45-9. Tx Buffer Element**

	31	24	23	16	15	8	7	0
T0	reserved	XTD	RTR	ID[28:0]				
T1	MM[7:0]		EFC	reserved	DLC[3:0]	reserved		
T2	DB3[7:0]		DB2[7:0]		DB1[7:0]		DB0[7:0]	
T3	DB7[7:0]		DB6[7:0]		DB5[7:0]		DB4[7:0]	
...	...		...		...		...	
Tn	DBm[7:0]		DBm-1[7:0]		DBm-2[7:0]		DBm-3[7:0]	

- **T0 Bit 30 XTD: Extended Identifier**

0: 11-bit standard identifier.

1: 29-bit extended identifier.

- **T0 Bit 29 RTR: Remote Transmission Request**

0: Transmit data frame.

1: Transmit remote frame.

Note: When RTR = 1, the MCAN transmits a remote frame according to ISO11898-1, even if MCAN\_CCCR.CME enables the transmission in CAN FD format.

- **T0 Bits 28:0 ID[28:0]: Identifier**

Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18].

- **T1 Bits 31:24 MM[7:0]: Message Marker**

Written by processor during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status.

- **T1 Bit 23 EFC: Event FIFO Control**

0: Do not store Tx events.

1: Store Tx events.

- **T1 Bits 19:16 DLC[3:0]: Data Length Code**

0-8: CAN + CAN FD: transmit frame has 0-8 data bytes.

9-15: CAN: transmit frame has 8 data bytes.

9-15: CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes.

- T2 Bits 31:24 DB3[7:0]: Data Byte 3
- T2 Bits 23:16 DB2[7:0]: Data Byte 2
- T2 Bits 15:8 DB1[7:0]: Data Byte 1
- T2 Bits 7:0 DB0[7:0]: Data Byte 0
- T3 Bits 31:24 DB7[7:0]: Data Byte 7
- T3 Bits 23:16 DB6[7:0]: Data Byte 6
- T3 Bits 15:8 DB5[7:0]: Data Byte 5
- T3 Bits 7:0 DB4[7:0]: Data Byte 4
- ... ..
- Tn Bits 31:24 DBm[7:0]: Data Byte m
- Tn Bits 23:16 DBm-1[7:0]: Data Byte m-1
- Tn Bits 15:8 DBm-2[7:0]: Data Byte m-2
- Tn Bits 7:0 DBm-3[7:0]: Data Byte m-3

**Note:** Depending on the configuration of the element size (MCAN\_TXESC), between two and sixteen 32-bit words (Tn = 3 ..17) are used for storage of a CAN message's data field.

#### 45.5.7.4 Tx Event FIFO Element

Each element stores information about transmitted messages. By reading the Tx Event FIFO the processor gets this information in the order the messages were transmitted. Status information about the Tx Event FIFO can be obtained from register TXEFS.

**Table 45-10. Tx Event FIFO Element**

	31		24	23		16	15		8	7	0
E0	ESI	XTD	RTR	ID[28:0]							
E1	MM[7:0]			ET [1:0]	EDL	BRS	DLC[3:0]	TXTS[15:0]			

- **E0 Bit 31 ESI: Error State Indicator**

0: Transmitting node is error active.

1: Transmitting node is error passive.

- **E0 Bit 30 XTD: Extended Identifier**

0: 11-bit standard identifier.

1: 29-bit extended identifier.

- **E0 Bit 29 RTR: Remote Transmission Request**

0: Data frame transmitted.

1: Remote frame transmitted.

- **E0 Bits 28:0 ID[28:0]: Identifier**

Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].

- **E1 Bits 31:24 MM[7:0]: Message Marker**

Copied from Tx Buffer into Tx Event FIFO element for identification of Tx message status.

- **E1 Bit 23:22 ET[1:0]: Event Type**

Value	Description
0	Reserved
1	Tx event
2	Transmission in spite of cancellation (always set for transmissions in DAR mode)
3	Reserved

- **E1 Bit 21 EDL: Extended Data Length**

0: Standard frame format.

1: CAN FD frame format (new DLC-coding and CRC).

- **E1 Bit 20 BRS: Bit Rate Switch**

0: Frame transmitted without bit rate switching.

1: Frame transmitted with bit rate switching.

- **E1 Bits 19:16 DLC[3:0]: Data Length Code**

0-8: CAN + CAN FD: frame with 0-8 data bytes transmitted.

9-15: CAN: frame with 8 data bytes transmitted.

9-15: CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted

- **E1 Bits 15:0 TXTS[15:0]: Tx Timestamp**

Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN\_TSCC.TCP.

### 45.5.7.5 Standard Message ID Filter Element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, its address is the Filter List Standard Start Address MCAN\_SIDFC.FLSSA plus the index of the filter element (0...127).

**Table 45-11. Standard Message ID Filter Element**

31	24	23	16	15	8	7	0
S0	SFT[1:0]	SFEC [2:0]	SFID1[10:0]	-	SFID2[10:0]		

• **Bits 31:30 SFT[1:0]: Standard Filter Type**

Value	Description
0	Range filter from SF1ID to SF2ID (SF2ID ≥ SF1ID)
1	Dual ID filter for SF1ID or SF2ID
2	Classic filter: SF1ID = filter, SF2ID = mask
3	Reserved

• **Bit 29:27 SFEC[2:0]: Standard Filter Element Configuration**

All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If SFEC = “100”, “101”, or “110” a match sets interrupt flag MCAN\_IR.HPM and, if enabled, an interrupt is generated. In this case register HPMS is updated with the status of the priority match.

Value	Description
0	Disable filter element
1	Store in Rx FIFO 0 if filter matches
2	Store in Rx FIFO 1 if filter matches
3	Reject ID if filter matches
4	Set priority if filter matches
5	Set priority and store in FIFO 0 if filter matches
6	Set priority and store in FIFO 1 if filter matches
7	Store into Rx Buffer or as debug message, configuration of SFT[1:0] ignored

• **Bits 26:16 SFID1[10:0]: Standard Filter ID 1**

First ID of standard ID filter element.

When filtering for Rx Buffers or for debug messages this field defines the ID of a standard message to be stored. The received identifiers must match exactly, no masking mechanism is used.

• **Bits 10:0 SFID2[10:0]: Standard Filter ID 2**

This field has a different meaning depending on the configuration of SFEC:

- SFEC = “001”...“110”–Second ID of standard ID filter element
- SFEC = “111”–Filter for Rx Buffers or for debug messages



SFID2[10:9] decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence.

Value	Description
0	Store message in a Rx buffer
1	Debug Message A
2	Debug Message B
3	Debug Message C

SFID2[5:0] defines the offset to the Rx Buffer Start Address MCAN\_RXBC.RBSA for storage of a matching message.

### 45.5.7.6 Extended Message ID Filter Element

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, its address is the Filter List Extended Start Address MCAN\_XIDFC.FLESA plus two times the index of the filter element (0...63).

**Table 45-12. Extended Message ID Filter Element**

	31	24	23	16	15	8	7	0
F0	EFEC [2:0]	EFID1[28:0]						
F1	EFT[1:0]	-	EFID2[28:0]					

• **F0 Bit 31:29 EFEC[2:0]: Extended Filter Element Configuration**

All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC = “100”, “101”, or “110”, a match sets the interrupt flag MCAN\_IR.HPM and, if enabled, an interrupt is generated. In this case, register MCAN\_HPMS is updated with the status of the priority match.

Value	Description
0	Disable filter element
1	Store in Rx FIFO 0 if filter matches
2	Store in Rx FIFO 1 if filter matches
3	Reject ID if filter matches
4	Set priority if filter matches
5	Set priority and store in FIFO 0 if filter matches
6	Set priority and store in FIFO 1 if filter matches
7	Store into Rx Buffer or as debug message, configuration of EFT[1:0] ignored

• **F0 Bits 28:0 EFID1[28:0]: Extended Filter ID 1**

First ID of extended ID filter element.

When filtering for Rx Buffers or for debug messages this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only MCAN\_XIDAM masking mechanism (see [Extended Message ID Filtering](#)) is used.

• **F1 Bits 31:30 EFT[1:0]: Extended Filter Type**

Value	Description
0	Range filter from EF1ID to EF2ID (EF2ID ≥ EF1ID)
1	Dual ID filter for EF1ID or EF2ID
2	Classic filter: EF1ID = filter, EF2ID = mask
3	Range filter from EF1ID to EF2ID (EF2ID ≥ EF1ID), MCAN_XIDAM mask not applied

- **F1 Bits 28:0 EFID2[28:0]: Extended Filter ID 2**

This field has a different meaning depending on the configuration of EFEC:

- EFEC = "001"... "110"—Second ID of extended ID filter element
- EFEC = "111"—Filter for Rx Buffers or for debug messages

EFID2[10:9] decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence.

Value	Description
0	Store message in a Rx buffer
1	Debug Message A
2	Debug Message B
3	Debug Message C

EFID2[5:0] defines the offset to the Rx Buffer Start Address MCAN\_RXBC.RBSA for storage of a matching message.

### 45.5.8 Hardware Reset Description

After hardware reset, the registers of the MCAN hold the reset values listed in [Table 45-13](#). Additionally the Bus\_Off state is reset and the output CANTX is set to recessive (HIGH). The value 0x0001 (MCAN\_CCCR.INIT = '1') in the CC Control register enables software initialization. The MCAN does not influence the CAN bus until the processor resets MCAN\_CCCR.INIT to '0'.

## 45.6 Controller Area Network (MCAN) User Interface

Table 45-13. Register Mapping <sup>(2)</sup>

Offset	Register	Name	Access	Reset
0x00-0x04	Reserved	–	–	–
0x08	Customer Register	MCAN_CUST	Read/Write	0
0x0C	Fast Bit Timing and Prescaler Register	MCAN_FBTP	Read/Write	0x00000A33
0x10	Test Register	MCAN_TEST	Read/Write	0x000000x0 <sup>(3)</sup>
0x14	RAM Watchdog Register	MCAN_RWD	Read/Write	0x00000000
0x18	CC Control Register	MCAN_CCCR	Read/Write	0x00000001
0x1C	Bit Timing and Prescaler Register	MCAN_BTP	Read/Write	0x00000A33
0x20	Timestamp Counter Configuration Register	MCAN_TSCC	Read/Write	0x00000000
0x24	Timestamp Counter Value Register	MCAN_TSCV	Read/Write	0x00000000
0x28	Timeout Counter Configuration Register	MCAN_TOCC	Read/Write	0xFFFF0000
0x2C	Timeout Counter Value Register	MCAN_TOCV	Read/Write	0x0000FFFF
0x30-0x3C	Reserved	–	–	–
0x40	Error Counter Register	MCAN_ECR	Read-only	0x00000000
0x44	Protocol Status Register	MCAN_PSR	Read-only	0x00000707
0x48-0x4C	Reserved	–	–	–
0x50	Interrupt Register	MCAN_IR	Read/Write	0x00000000
0x54	Interrupt Enable Register	MCAN_IE	Read/Write	0x00000000
0x58	Interrupt Line Select Register	MCAN_ILS	Read/Write	0x00000000
0x5C	Interrupt Line Enable Register	MCAN_ILE	Read/Write	0x00000000
0x60-0x7C	Reserved	–	–	–
0x80	Global Filter Configuration Register	MCAN_GFC	Read/Write	0x00000000
0x84	Standard ID Filter Configuration Register	MCAN_SIDFC	Read/Write	0x00000000
0x88	Extended ID Filter Configuration Register	MCAN_XIDFC	Read/Write	0x00000000
0x8C	Reserved	–	–	–
0x90	Extended ID AND Mask Register	MCAN_XIDAM	Read/Write	0x1FFFFFFF
0x94	High Priority Message Status Register	MCAN_HPMS	Read-only	0x00000000
0x98	New Data 1 Register	MCAN_NDAT1	Read/Write	0x00000000
0x9C	New Data 2 Register	MCAN_NDAT2	Read/Write	0x00000000
0xA0	Receive FIFO 0 Configuration Register	MCAN_RXF0C	Read/Write	0x00000000
0xA4	Receive FIFO 0 Status Register	MCAN_RXF0S	Read-only	0x00000000
0xA8	Receive FIFO 0 Acknowledge Register	MCAN_RXF0A	Read/Write	0x00000000
0xAC	Receive Rx Buffer Configuration Register	MCAN_RXBC	Read/Write	0x00000000
0xB0	Receive FIFO 1 Configuration Register	MCAN_RXF1C	Read/Write	0x00000000
0xB4	Receive FIFO 1 Status Register	MCAN_RXF1S	Read-only	0x00000000

**Table 45-13. Register Mapping (Continued)<sup>(2)</sup>**

Offset	Register	Name	Access	Reset
0xB8	Receive FIFO 1 Acknowledge Register	MCAN_RXF1A	Read/Write	0x00000000
0xBC	Receive Buffer / FIFO Element Size Configuration Register	MCAN_RXESC	Read/Write	0x00000000
0xC0	Transmit Buffer Configuration Register	MCAN_TXBC	Read/Write	0x00000000
0xC4	Transmit FIFO/Queue Status Register	MCAN_TXFQS	Read-only	0x00000000
0xC8	Transmit Buffer Element Size Configuration Register	MCAN_TXESC	Read/Write	0x00000000
0xCC	Transmit Buffer Request Pending Register	MCAN_TXBRP	Read-only	0x00000000
0xD0	Transmit Buffer Add Request Register	MCAN_TXBAR	Read/Write	0x00000000
0xD4	Transmit Buffer Cancellation Request Register	MCAN_TXBCR	Read/Write	0x00000000
0xD8	Transmit Buffer Transmission Occurred Register	MCAN_TXBTO	Read-only	0x00000000
0xDC	Transmit Buffer Cancellation Finished Register	MCAN_TXBCF	Read-only	0x00000000
0xE0	Transmit Buffer Transmission Interrupt Enable Register	MCAN_TXBTIE	Read/Write	0x00000000
0xE4	Transmit Buffer Cancellation Finished Interrupt Enable Register	MCAN_TXBCIE	Read/Write	0x00000000
0xE8-0xEC	Reserved	–	–	–
0xF0	Transmit Event FIFO Configuration Register	MCAN_TXEFC	Read/Write	0x00000000
0xF4	Transmit Event FIFO Status Register	MCAN_TXEFS	Read-only	0x00000000
0xF8	Transmit Event FIFO Acknowledge Register	MCAN_TXEFA	Read/Write	0x00000000
0xFC	Reserved	–	–	–

2. Due to clock domain crossing, there is a delay between when a register bit or field is written and when the related status register bits are updated.
3. The reset value for bit 7, MCAN\_TEST.RX, is undefined.

### 45.6.1 MCAN Customer Register

**Name:** MCAN\_CUST

**Address:** 0x40030008 (0), 0x40034008 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
				CSV				
23	22	21	20	19	18	17	16	
				CSV				
15	14	13	12	11	10	9	8	
				CSV				
7	6	5	4	3	2	1	0	
				CSV				

- **CSV: Customer-specific Value**

Customer-specific value.

## 45.6.2 MCAN Fast Bit Timing and Prescaler Register

**Name:** MCAN\_FBTP

**Address:** 0x4003000C (0), 0x4003400C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	TDCO					
23	22	21	20	19	18	17	16	
TDC	–	–	FBRP					
15	14	13	12	11	10	9	8	
–	–	–	–	FTSEG1				
7	6	5	4	3	2	1	0	
–	FTSEG2			–	–	FSJW		

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

The CAN bit time may be programmed in the range of 4 to 25 time quanta. The CAN time quantum may be programmed in the range of 1 to 32 can\_clk periods.  $t_q = (FBRP + 1) \text{ can\_clk period}$ .

FTSEG1 is the sum of Prop\_Seg and Phase\_Seg1. FTSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values)  $[FTSEG1 + FTSEG2 + 3] t_q$   
or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] t_q$ .

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

- **FSJW: Fast (Re) Synchronization Jump Width**

The duration of a synchronization jump is  $t_{\text{can\_clk}} \times (FSJW + 1)$ .

- **FTSEG2: Fast Time Segment After Sample Point**

The duration of time segment is  $t_{\text{can\_clk}} \times (FTSEG2 + 1)$ .

- **FTSEG1: Fast Time Segment Before Sample Point**

0: Forbidden.

1 to 63: The duration of time segment is  $t_{\text{can\_clk}} \times (FTSEG1 + 1)$ .

- **FBRP: Fast Baud Rate Prescaler**

The value by which the peripheral clock is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

- **TDC: Transceiver Delay Compensation**

0 (DISABLED): Transceiver Delay Compensation disabled.

1 (ENABLED): Transceiver Delay Compensation enabled.



- **TDCO: Transceiver Delay Compensation Offset**

0 to 31: Offset value, in can\_clk periods, defining the distance between the measured delay from CANTX to CANRX and the secondary sample point.

**Note:** With a CAN clock (can\_clk) of 8 MHz, the reset value of 0x00000A33 configures the MCAN for a fast bit rate of 500 kbit/s.

**Note:** The bit rate configured for the CAN FD data phase via MCAN\_FBTP must be higher than or equal to the bit rate configured for the arbitration phase via MCAN\_BTP.

### 45.6.3 MCAN Test Register

**Name:** MCAN\_TEST

**Address:** 0x40030010 (0), 0x40034010 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	TDCV						–
7	6	5	4	3	2	1	0	
RX	TX		LBCK	–	–	–	–	

Write access to the Test Register has to be enabled by setting bit MCAN\_CCCR.TEST to '1'.

All MCAN Test Register functions are set to their reset values when bit MCAN\_CCCR.TEST is cleared.

Loop Back mode and software control of pin CANTX are hardware test modes. Programming of TX ≠ 0 disturbs the message transfer on the CAN bus.

- **LBCK: Loop Back Mode (read/write)**

0 (DISABLED): Reset value. Loop Back mode is disabled.

1 (ENABLED): Loop Back mode is enabled (see [Section 45.5.1.9](#)).

- **TX: Control of Transmit Pin (read/write)**

Value	Name	Description
0	RESET	Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time.
1	SAMPLE_POINT_MONITORING	Sample Point can be monitored at pin CANTX.
2	DOMINANT	Dominant ('0') level at pin CANTX.
3	RECESSIVE	Recessive ('1') at pin CANTX.

- **RX: Receive Pin (read-only)**

Monitors the actual value of pin CANRX.

0: The CAN bus is dominant (CANRX = '0').

1: The CAN bus is recessive (CANRX = '1').

- **TDCV: Transceiver Delay Compensation Value (read-only)**

0 to 63: Position of the secondary sample point, in can\_clk periods, defined by the sum of the measured delay from CANTX to CANRX and MCAN\_FBTP.TDCO.

#### 45.6.4 MCAN RAM Watchdog Register

**Name:** MCAN\_RWD

**Address:** 0x40030014 (0), 0x40034014 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
WDV							
7	6	5	4	3	2	1	0
WDC							

The RAM Watchdog monitors the Message RAM response time. A Message RAM access via the MCAN's Generic Master Interface starts the Message RAM Watchdog Counter with the value configured by MCAN\_RWD.WDC. The counter is reloaded with MCAN\_RWD.WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN\_IR.WDI is set. The RAM Watchdog Counter is clocked by the system bus clock (m\_can\_hclk).

- **WDC: Watchdog Configuration (read/write)**

Start value of the Message RAM Watchdog Counter. The counter is disabled when WDC is cleared.

- **WDV: Watchdog Value (read-only)**

Watchdog Counter Value for the current message located in RAM.

## 45.6.5 MCAN CC Control Register

**Name:** MCAN\_CCCR

**Address:** 0x40030018 (0), 0x40034018 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	TXP	FDBS	FDO	CMR		CME	
7	6	5	4	3	2	1	0
TEST	DAR	MON	CSR	CSA	ASM	CCE	INIT

- **INIT: Initialization (read/write)**

0 (DISABLED): Normal operation.

1 (ENABLED): Initialization is started.

**Note:** Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to ensure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value.

- **CCE: Configuration Change Enable (read/write, write protection)**

0 (PROTECTED): The processor has no write access to the protected configuration registers.

1 (CONFIGURABLE): The processor has write access to the protected configuration registers (while MCAN\_CCCR.INIT = '1').

- **ASM: Restricted Operation Mode (read/write, write protection against '1')**

For a description of the Restricted Operation mode see [Section 45.5.1.5](#).

0 (NORMAL): Normal CAN operation.

1 (RESTRICTED): Restricted operation mode active.

- **CSA: Clock Stop Acknowledge (read-only)**

0: No clock stop acknowledged.

1: MCAN may be set in power down by stopping m\_can\_hclk and can\_clk.

- **CSR: Clock Stop Request (read/write)**

0 (NO\_CLOCK\_STOP): No clock stop is requested.

1 (CLOCK\_STOP): Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle.

- **MON: Bus Monitoring Mode (read/write, write protection against '1')**

0 (DISABLED): Bus Monitoring mode is disabled.

1 (ENABLED): Bus Monitoring mode is enabled.

- **DAR: Disable Automatic Retransmission (read/write, write protection)**

0 (AUTO\_RETX): Automatic retransmission of messages not transmitted successfully enabled.

1 (NO\_AUTO\_RETX): Automatic retransmission disabled.

- **TEST: Test Mode Enable (read/write, write protection against '1')**

0 (DISABLED): Normal operation, MCAN\_TEST register holds reset values.

1 (ENABLED): Test mode, write access to MCAN\_TEST register enabled.

- **CME: CAN Mode Enable (read/write, write protection)**

Value	Name	Description
0	ISO11898_1	CAN operation according to ISO11898-1 enabled
1	FD	CAN FD operation enabled
2-3	FD_BITRATE_SWITCH	CAN FD operation with bit rate switching enabled

**Note:** When CME = 0, received frames are strictly interpreted according to ISO11898-1, which leads to the transmission of an error frame when receiving a CAN FD frame. In case CME = 1, transmission of long CAN FD frames and reception of long and fast CAN FD frames is enabled. With CME = 2 or 3, transmission and reception of long and fast CAN FD frames is enabled.

**Note:** Write protection against '1' indicates that the bit can only be set by the processor when both CCE and INIT are set. The bit can be cleared by the processor at any time.

- **CMR: CAN Mode Request (read/write)**

A change of the CAN operation mode is requested by writing to this field. After change to the requested operation mode, the field is cleared and the status flags FDBS and FDO are set accordingly. In case the requested CAN operation mode is not enabled, the value written to CMR is retained until it is overwritten by the next mode change request. In case CME = 1, 2, 3, a change to CAN operation according to ISO11898-1 is always possible. Default is CAN operation according to ISO11898-1.

Value	Name	Description
0	NO_CHANGE	No mode change
1	FD	Request CAN FD operation
2	FD_BITRATE_SWITCH	Request CAN FD operation with bit rate switching
3	ISO11898_1	Request CAN operation according ISO11898-1

- **FDO: CAN FD Operation (read-only)**

0: This node transmits all frames in CAN format according to ISO11898-1.

1: This node transmits all frames (excl. remote frames) in CAN FD format.

- **FDBS: CAN FD Bit Rate Switching (read-only)**

0: This node transmits no frames with bit rate switching.

1: This node transmits all frames (excl. remote frames) with bit rate switching.

- **TXP: Transmit Pause (read/write, write protection)**

If this bit is set, the MCAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame (see [Section 45.5.5](#)).

0: Transmit pause disabled.

1: Transmit pause enabled.

## 45.6.6 MCAN Bit Timing and Prescaler Register

**Name:** MCAN\_BTP

**Address:** 0x4003001C (0), 0x4003401C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	BRP	
23	22	21	20	19	18	17	16
BRP							
15	14	13	12	11	10	9	8
–	–	TSEG1					
7	6	5	4	3	2	1	0
TSEG2				SJW			

This register can only be written if the bits CCE and INIT are set in MCAN\_CCCR.

The CAN bit time may be programmed in the range of 4 to 81 time quanta. The CAN time quantum may be programmed in the range of 1 to 1024 can\_clk periods.  $t_q = t_{can\_clk} \times (BRP + 1)$ .

TSEG1 is the sum of Prop\_Seg and Phase\_Seg1. TSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values)  $[TSEG1 + TSEG2 + 3] t_q$   
or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] t_q$ .

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

- **SJW: (Re) Synchronization Jump Width**

0 to 15: The duration of a synchronization jump is  $t_{can\_clk} \times (SJW + 1)$ .

- **TSEG2: Time Segment After Sample Point**

0 to 15: The duration of time segment is  $t_{can\_clk} \times (TSEG2 + 1)$ .

- **TSEG1: Time Segment Before Sample Point**

0: Forbidden.

1 to 63: The duration of time segment is  $t_{can\_clk} \times (TSEG1 + 1)$ .

- **BRP: Baud Rate Prescaler**

0 to 1023: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Bit time =  $t_{can\_clk} \times (BRP + 1)$

**Note:** With a CAN clock (can\_clk) of 8 MHz, the reset value of 0x00000A33 configures the MCAN for a bit rate of 500 kbit/s.

## 45.6.7 MCAN Timestamp Counter Configuration Register

**Name:** MCAN\_TSCC

**Address:** 0x40030020 (0), 0x40034020 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	TCP			
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	TSS	

For a description of the Timestamp Counter see [Section 45.5.2](#).

### • TSS: Timestamp Select

Value	Name	Description
0	ALWAYS_0	Timestamp counter value always 0x0000
1	TCP_INC	Timestamp counter value incremented according to TCP
2	EXT_TIMESTAMP	External timestamp counter value used

### • TCP: Timestamp Counter Prescaler

Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1...16]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

**Note:** With CAN FD an external counter is required for timestamp generation (TSS = 2).



## 45.6.8 MCAN Timestamp Counter Value Register

**Name:** MCAN\_TSCV

**Address:** 0x40030024 (0), 0x40034024 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TSC							
7	6	5	4	3	2	1	0
TSC							

- **TSC: Timestamp Counter (cleared on write)**

The internal/external Timestamp Counter value is captured on start of frame (both Receive and Transmit). When MCAN\_TSCC.TSS = 1, the Timestamp Counter is incremented in multiples of CAN bit times [1...16] depending on the configuration of MCAN\_TSCC.TCP. A wrap around sets interrupt flag MCAN\_IR.TSW.

When MCAN\_TSCC.TSS = 2, TSC reflects the external Timestamp Counter value. Thus a write access has no impact.

**Note:** A “wrap around” is a change of the Timestamp Counter value from non-zero to zero not caused by write access to MCAN\_TSCV.

## 45.6.9 MCAN Timeout Counter Configuration Register

**Name:** MCAN\_TOCC

**Address:** 0x40030028 (0), 0x40034028 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
TOP							
23	22	21	20	19	18	17	16
TOP							
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	TOS		ETOC

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

For a description of the Timeout Counter, see [Section 45.5.3](#).

- **ETOC: Enable Timeout Counter**

0 (NO\_TIMEOUT): Timeout Counter disabled.

1 (TOS\_CONTROLLED): Timeout Counter enabled.

For use of timeout function with CAN FD, see [Section 45.5.3](#).

- **TOS: Timeout Select**

When operating in Continuous mode, a write to MCAN\_TOCV presets the counter to the value configured by MCAN\_TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by MCAN\_TOCC.TOP. Down-counting is started when the first FIFO element is stored.

Value	Name	Description
0	CONTINUOUS	Continuous operation
1	TX_EV_TIMEOUT	Timeout controlled by Tx Event FIFO
2	RX0_EV_TIMEOUT	Timeout controlled by Receive FIFO 0
3	RX1_EV_TIMEOUT	Timeout controlled by Receive FIFO 1

- **TOP: Timeout Period**

Start value of the Timeout Counter (down-counter). Configures the Timeout Period.

#### 45.6.10 MCAN Timeout Counter Value Register

**Name:** MCAN\_TOCV

**Address:** 0x4003002C (0), 0x4003402C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
TOC							
7	6	5	4	3	2	1	0
TOC							

- **TOC: Timeout Counter (cleared on write)**

The Timeout Counter is decremented in multiples of CAN bit times [1...16] depending on the configuration of MCAN\_TSCC.TCP. When decremented to zero, interrupt flag MCAN\_IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via MCAN\_TOCC.TOS.

### 45.6.11 MCAN Error Counter Register

**Name:** MCAN\_ECR

**Address:** 0x40030040 (0), 0x40034040 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CEL							
15	14	13	12	11	10	9	8
RP	REC						
7	6	5	4	3	2	1	0
TEC							

- **TEC: Transmit Error Counter**

Actual state of the Transmit Error Counter, values between 0 and 255.

- **REC: Receive Error Counter**

Actual state of the Receive Error Counter, values between 0 and 127.

- **RP: Receive Error Passive**

0: The Receive Error Counter is below the error passive level of 128.

1: The Receive Error Counter has reached the error passive level of 128.

- **CEL: CAN Error Logging (cleared on read)**

The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR.ELO.

**Note:** When MCAN\_CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.

## 45.6.12 MCAN Protocol Status Register

**Name:** MCAN\_PSR

**Address:** 0x40030044 (0), 0x40034044 (1)

**Access:** Read-only/

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	REDL	RBRS	RESI	FLEC		
7	6	5	4	3	2	1	0
BO	EW	EP	ACT		LEC		

- **LEC: Last Error Code (set to 111 on read)**

The LEC indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error.

Value	Name	Description
0	NO_ERROR	No error occurred since LEC has been reset by successful reception or transmission.
1	STUFF_ERROR	More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
2	FORM_ERROR	A fixed format part of a received frame has the wrong format.
3	ACK_ERROR	The message transmitted by the MCAN was not acknowledged by another node.
4	BIT1_ERROR	During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.
5	BIT0_ERROR	During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).
6	CRC_ERROR	The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.
7	NO_CHANGE	Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register.

- **ACT: Activity**

Monitors the CAN communication state of the CAN module.

Value	Name	Description
0	SYNCHRONIZING	Node is synchronizing on CAN communication
1	IDLE	Node is neither receiver nor transmitter
2	RECEIVER	Node is operating as receiver
3	TRANSMITTER	Node is operating as transmitter

- **EP: Error Passive**

0: The MCAN is in the Error\_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected.

1: The MCAN is in the Error\_Passive state.

- **EW: Warning Status**

0: Both error counters are below the Error\_Warning limit of 96.

1: At least one of error counter has reached the Error\_Warning limit of 96.

- **BO: Bus\_Off Status**

0: The MCAN is not Bus\_Off.

1: The MCAN is in Bus\_Off state.

- **FLEC: Fast Last Error Code (set to 111 on read)**

Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error.

- **RESI: ESI Flag of Last Received CAN FD Message (cleared on read)**

This bit is set together with REDL, independently from acceptance filtering.

0: Last received CAN FD message did not have its ESI flag set.

1: Last received CAN FD message had its ESI flag set.

- **RBRS: BRS Flag of Last Received CAN FD Message (cleared on read)**

This bit is set together with REDL, independently from acceptance filtering.

0: Last received CAN FD message did not have its BRS flag set.

1: Last received CAN FD message had its BRS flag set.

- **REDL: Received a CAN FD Message (cleared on read)**

This bit is set independently from acceptance filtering.

0: Since this bit was reset by the processor, no CAN FD message has been received.

1: Message in CAN FD format with EDL flag set has been received.

**Note:** When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in FLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.

**Note:** The Bus\_Off recovery sequence (see CAN Specification Rev. 2.0 or ISO11898-1) cannot be shortened by setting or resetting MCAN\_CCCR.INIT. If the device goes Bus\_Off, it will set MCAN\_CCCR.INIT of its own accord, stopping all bus activities. Once MCAN\_CCCR.INIT has been cleared by the processor, the device will then wait for 129 occurrences of Bus Idle (129 \* 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus\_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of MCAN\_CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0 Error code is written to MCAN\_PSR.LEC, enabling the processor to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus\_Off recovery sequence. MCAN\_ECR.REC is used to count these sequences.

### 45.6.13 MCAN Interrupt Register

**Name:** MCAN\_IR

**Address:** 0x40030050 (0), 0x40034050 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
STE	FOE	ACKE	BE	CRCE	WDI	BO	EW
23	22	21	20	19	18	17	16
EP	ELO	–	–	DRX	TOO	MRAF	TSW
15	14	13	12	11	10	9	8
TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM
7	6	5	4	3	2	1	0
RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the processor clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register. The configuration of IE controls whether an interrupt is generated. The configuration of ILS controls on which interrupt line an interrupt is signalled.

- **RF0N: Receive FIFO 0 New Message**

0: No new message written to Receive FIFO 0.

1: New message written to Receive FIFO 0.

- **RF0W: Receive FIFO 0 Watermark Reached**

0: Receive FIFO 0 fill level below watermark.

1: Receive FIFO 0 fill level reached watermark.

- **RF0F: Receive FIFO 0 Full**

0: Receive FIFO 0 not full.

1: Receive FIFO 0 full.

- **RF0L: Receive FIFO 0 Message Lost**

0: No Receive FIFO 0 message lost.

1: Receive FIFO 0 message lost, also set after write attempt to Receive FIFO 0 of size zero.

- **RF1N: Receive FIFO 1 New Message**

0: No new message written to Receive FIFO 1.

1: New message written to Receive FIFO 1.

- **RF1W: Receive FIFO 1 Watermark Reached**

0: Receive FIFO 1 fill level below watermark.

1: Receive FIFO 1 fill level reached watermark.

- **RF1F: Receive FIFO 1 Full**

0: Receive FIFO 1 not full.

1: Receive FIFO 1 full.

- **RF1L: Receive FIFO 1 Message Lost**

0: No Receive FIFO 1 message lost.

1: Receive FIFO 1 message lost, also set after write attempt to Receive FIFO 1 of size zero.

- **HPM: High Priority Message**

0: No high priority message received.

1: High priority message received.

- **TC: Transmission Completed**

0: No transmission completed.

1: Transmission completed.

- **TCF: Transmission Cancellation Finished**

0: No transmission cancellation finished.

1: Transmission cancellation finished.

- **TFE: Tx FIFO Empty**

0: Tx FIFO non-empty.

1: Tx FIFO empty.

- **TEFN: Tx Event FIFO New Entry**

0: Tx Event FIFO unchanged.

1: Tx Handler wrote Tx Event FIFO element.

- **TEFW: Tx Event FIFO Watermark Reached**

0: Tx Event FIFO fill level below watermark.

1: Tx Event FIFO fill level reached watermark.

- **TEFF: Tx Event FIFO Full**

0: Tx Event FIFO not full.

1: Tx Event FIFO full.

- **TEFL: Tx Event FIFO Element Lost**

0: No Tx Event FIFO element lost.

1: Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero.

- **TSW: Timestamp Wraparound**

0: No timestamp counter wrap-around.

1: Timestamp counter wrapped around.

- **MRAF: Message RAM Access Failure**

The flag is set, when the Rx Handler

- has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message.



- was not able to write a message to the Message RAM. In this case message storage is aborted.

In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Receive Buffer is not set, a partly stored message is overwritten when the next message is stored to this location.

The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN is switched into Restricted Operation mode (see [Section 45.5.1.5](#)). To leave Restricted Operation mode, the processor has to reset MCAN\_CCCR.ASM.

0: No Message RAM access failure occurred.

1: Message RAM access failure occurred.

- **TOO: Timeout Occurred**

0: No timeout.

1: Timeout reached.

- **DRX: Message stored to Dedicated Receive Buffer**

The flag is set whenever a received message has been stored into a dedicated Receive Buffer.

0: No Receive Buffer updated.

1: At least one received message stored into a Receive Buffer.

- **ELO: Error Logging Overflow**

0: CAN Error Logging Counter did not overflow.

1: Overflow of CAN Error Logging Counter occurred.

- **EP: Error Passive**

0: Error\_Passive status unchanged.

1: Error\_Passive status changed.

- **EW: Warning Status**

0: Error\_Warning status unchanged.

1: Error\_Warning status changed.

- **BO: Bus\_Off Status**

0: Bus\_Off status unchanged.

1: Bus\_Off status changed.

- **WDI: Watchdog Interrupt**

0: No Message RAM Watchdog event occurred.

1: Message RAM Watchdog event due to missing READY.

- **CRCE: CRC Error**

0: No CRC Error detected.

1: Received CRC did not match the calculated CRC.

- **BE: Bit Error**

0: No Bit Error detected.

1: Device wanted to send a rec / dom level, but monitored bus level was dominant / recessive.

- **ACKE: Acknowledge Error**

0: No Acknowledge Error detected.

1: A transmitted message was not acknowledged by another node.

- **FOE: Format Error**

0: No Format Error detected.

1: A fixed format part of a received frame has the wrong format.

- **STE: Stuff Error**

0: No Stuff Error detected.

1: More than 5 equal bits in a sequence occurred.

## 45.6.14 MCAN Interrupt Enable Register

**Name:** MCAN\_IE

**Address:** 0x40030054 (0), 0x40034054 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
STEE	FOEE	ACKEE	BEE	CRCEE	WDIE	BOE	EWE
23	22	21	20	19	18	17	16
EPE	ELOE	–	–	DRXE	TOOE	MRAFE	TSWE
15	14	13	12	11	10	9	8
TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME
7	6	5	4	3	2	1	0
RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE

The following configuration values are valid for all listed bit names of this register:

0: Disables the corresponding interrupt.

1: Enables the corresponding interrupt.

- **RF0NE: Receive FIFO 0 New Message Interrupt Enable**
- **RF0WE: Receive FIFO 0 Watermark Reached Interrupt Enable**
- **RF0FE: Receive FIFO 0 Full Interrupt Enable**
- **RF0LE: Receive FIFO 0 Message Lost Interrupt Enable**
- **RF1NE: Receive FIFO 1 New Message Interrupt Enable**
- **RF1WE: Receive FIFO 1 Watermark Reached Interrupt Enable**
- **RF1FE: Receive FIFO 1 Full Interrupt Enable**
- **RF1LE: Receive FIFO 1 Message Lost Interrupt Enable**
- **HPME: High Priority Message Interrupt Enable**
- **TCE: Transmission Completed Interrupt Enable**
- **TCFE: Transmission Cancellation Finished Interrupt Enable**
- **TFEE: Tx FIFO Empty Interrupt Enable**
- **TEFNE: Tx Event FIFO New Entry Interrupt Enable**
- **TEFWE: Tx Event FIFO Watermark Reached Interrupt Enable**
- **TEFFE: Tx Event FIFO Full Interrupt Enable**
- **TEFLE: Tx Event FIFO Event Lost Interrupt Enable**
- **TSWE: Timestamp Wraparound Interrupt Enable**

- **MRAFE: Message RAM Access Failure Interrupt Enable**
- **TOOE: Timeout Occurred Interrupt Enable**
- **DRXE: Message stored to Dedicated Receive Buffer Interrupt Enable**
- **ELOE: Error Logging Overflow Interrupt Enable**
- **EPE: Error Passive Interrupt Enable**
- **EWE: Warning Status Interrupt Enable**
- **BOE: Bus\_Off Status Interrupt Enable**
- **WDIE: Watchdog Interrupt Enable**
- **CRCEE: CRC Error Interrupt Enable**
- **BEE: Bit Error Interrupt Enable**
- **ACKEE: Acknowledge Error Interrupt Enable**
- **FOEE: Format Error Interrupt Enable**
- **STEE: Stuff Error Interrupt Enable**

## 45.6.15 MCAN Interrupt Line Select Register

**Name:** MCAN\_ILS

**Address:** 0x40030058 (0), 0x40034058 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
STEL	FOEL	ACKEL	BEL	CRCEL	WDIL	BOL	EWL
23	22	21	20	19	18	17	16
EPL	ELOL	–	–	DRXL	TOOL	MRAFL	TSWL
15	14	13	12	11	10	9	8
TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML
7	6	5	4	3	2	1	0
RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL

The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines.

0: Interrupt assigned to interrupt line m\_can\_int0

1: Interrupt assigned to interrupt line m\_can\_int1

- **RF0NL: Receive FIFO 0 New Message Interrupt Line**
- **RF0WL: Receive FIFO 0 Watermark Reached Interrupt Line**
- **RF0FL: Receive FIFO 0 Full Interrupt Line**
- **RF0LL: Receive FIFO 0 Message Lost Interrupt Line**
- **RF1NL: Receive FIFO 1 New Message Interrupt Line**
- **RF1WL: Receive FIFO 1 Watermark Reached Interrupt Line**
- **RF1FL: Receive FIFO 1 Full Interrupt Line**
- **RF1LL: Receive FIFO 1 Message Lost Interrupt Line**
- **HPML: High Priority Message Interrupt Line**
- **TCL: Transmission Completed Interrupt Line**
- **TCFL: Transmission Cancellation Finished Interrupt Line**
- **TFEL: Tx FIFO Empty Interrupt Line**
- **TEFNL: Tx Event FIFO New Entry Interrupt Line**
- **TEFWL: Tx Event FIFO Watermark Reached Interrupt Line**
- **TEFFL: Tx Event FIFO Full Interrupt Line**
- **TEFLL: Tx Event FIFO Event Lost Interrupt Line**
- **TSWL: Timestamp Wraparound Interrupt Line**

- **MRAFL: Message RAM Access Failure Interrupt Line**
- **TOOL: Timeout Occurred Interrupt Line**
- **DRXL: Message stored to Dedicated Receive Buffer Interrupt Line**
- **ELOL: Error Logging Overflow Interrupt Line**
- **EPL: Error Passive Interrupt Line**
- **EWL: Warning Status Interrupt Line**
- **BOL: Bus\_Off Status Interrupt Line**
- **WDIL: Watchdog Interrupt Line**
- **CRCEL: CRC Error Interrupt Line**
- **BEL: Bit Error Interrupt Line**
- **ACKEL: Acknowledge Error Interrupt Line**
- **FOEL: Format Error Interrupt Line**
- **STEL: Stuff Error Interrupt Line**

## 45.6.16 MCAN Interrupt Line Enable

**Name:** MCAN\_ILE

**Address:** 0x4003005C (0), 0x4003405C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	EINT1	EINT0

Each of the two interrupt lines to the processor can be enabled / disabled separately by programming bits EINT0 and EINT1.

- **EINT0: Enable Interrupt Line 0**

0: Interrupt line m\_can\_int0 disabled.

1: Interrupt line m\_can\_int0 enabled.

- **EINT1: Enable Interrupt Line 1**

0: Interrupt line m\_can\_int1 disabled.

1: Interrupt line m\_can\_int1 enabled.

## 45.6.17 MCAN Global Filter Configuration

**Name:** MCAN\_GFC

**Address:** 0x40030080 (0), 0x40034080 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	ANFS		ANFE		RRFS	RRFE

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **RRFE: Reject Remote Frames Extended**

0 (FILTER): Filter remote frames with 29-bit extended IDs.

1 (REJECT): Reject all remote frames with 29-bit extended IDs.

- **RRFS: Reject Remote Frames Standard**

0 (FILTER): Filter remote frames with 11-bit standard IDs.

1 (REJECT): Reject all remote frames with 11-bit standard IDs.

- **ANFE: Accept Non-matching Frames Extended**

Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated.

Value	Name	Description
0	RX_FIFO_0	Message stored in Receive FIFO 0
1	RX_FIFO_1	Message stored in Receive FIFO 1
2-3	REJECTED	Message rejected

- **ANFS: Accept Non-matching Frames Standard**

Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated.

Value	Name	Description
0	RX_FIFO_0	Message stored in Receive FIFO 0
1	RX_FIFO_1	Message stored in Receive FIFO 1
2-3	REJECTED	Message rejected



## 45.6.18 MCAN Standard ID Filter Configuration

**Name:** MCAN\_SIDFC

**Address:** 0x40030084 (0), 0x40034084 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
LSS							
15	14	13	12	11	10	9	8
FLSSA							
7	6	5	4	3	2	1	0
FLSSA						–	–

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **FLSSA: Filter List Standard Start Address**

Start address of standard Message ID filter list (32-bit word address, see [Figure 45-12](#)).

Write FLSSA with the bits [15:2] of the 32-bit address.

- **LSS: List Size Standard**

0: No standard Message ID filter.

1-128: Number of standard Message ID filter elements.

>128: Values greater than 128 are interpreted as 128.

## 45.6.19 MCAN Extended ID Filter Configuration

**Name:** MCAN\_XIDFC

**Address:** 0x40030088 (0), 0x40034088 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	LSE						–	–
15	14	13	12	11	10	9	8	
FLESA								
7	6	5	4	3	2	1	0	
FLESA						–	–	

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **FLESA: Filter List Extended Start Address**

Start address of extended Message ID filter list (32-bit word address, see [Figure 45-12](#)).

Write FLESA with the bits [15:2] of the 32-bit address.

- **LSE: List Size Extended**

0: No extended Message ID filter.

1-64: Number of extended Message ID filter elements.

>64: Values greater than 64 are interpreted as 64.

## 45.6.20 MCAN Extended ID AND Mask

**Name:** MCAN\_XIDAM

**Address:** 0x40030090 (0), 0x40034090 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	EIDM					
23	22	21	20	19	18	17	16	
				EIDM				
15	14	13	12	11	10	9	8	
				EIDM				
7	6	5	4	3	2	1	0	
				EIDM				

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **EIDM: Extended ID Mask**

For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active.

## 45.6.21 MCAN High Priority Message Status

**Name:** MCAN\_HPMS

**Address:** 0x40030094 (0), 0x40034094 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
FLST	FIDX						
7	6	5	4	3	2	1	0
MSI		BIDX					

This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

- **BIDX: Buffer Index**

Index of Receive FIFO element to which the message was stored. Only valid when MSI[1] = '1'.

- **MSI: Message Storage Indicator**

Value	Name	Description
0	NO_FIFO_SEL	No FIFO selected.
1	LOST	FIFO message.
2	FIFO_0	Message stored in FIFO 0.
3	FIFO_1	Message stored in FIFO 1.

- **FIDX: Filter Index**

Index of matching filter element. Range is 0 to MCAN\_SIDFC.LSS - 1 resp. MCAN\_XIDFC.LSE - 1.

- **FLST: Filter List**

Indicates the filter list of the matching filter element.

0: Standard filter list

1: Extended filter list

## 45.6.22 MCAN New Data 1

**Name:** MCAN\_NDAT1

**Address:** 0x40030098 (0), 0x40034098 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
ND31	ND30	ND29	ND28	ND27	ND26	ND25	ND24
23	22	21	20	19	18	17	16
ND23	ND22	ND21	ND20	ND19	ND18	ND17	ND16
15	14	13	12	11	10	9	8
ND15	ND14	ND13	ND12	ND11	ND10	ND9	ND8
7	6	5	4	3	2	1	0
ND7	ND6	ND5	ND4	ND3	ND2	ND1	ND0

### • NDx: New Data

The register holds the New Data flags of Receive Buffers 0 to 31. The flags are set when the respective Receive Buffer has been updated from a received frame. The flags remain set until the processor clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register.

0: Receive Buffer not updated

1: Receive Buffer updated from new message

### 45.6.23 MCAN New Data 2

**Name:** MCAN\_NDAT2

**Address:** 0x4003009C (0), 0x4003409C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
ND63	ND62	ND61	ND60	ND59	ND58	ND57	ND56
23	22	21	20	19	18	17	16
ND55	ND54	ND53	ND52	ND51	ND50	ND49	ND48
15	14	13	12	11	10	9	8
ND47	ND46	ND45	ND44	ND43	ND42	ND41	ND40
7	6	5	4	3	2	1	0
ND39	ND38	ND37	ND36	ND35	ND34	ND33	ND32

- **NDx: New Data**

The register holds the New Data flags of Receive Buffers 32 to 63. The flags are set when the respective Receive Buffer has been updated from a received frame. The flags remain set until the processor clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register.

0: Receive Buffer not updated.

1: Receive Buffer updated from new message.

## 45.6.24 MCAN Receive FIFO 0 Configuration

**Name:** MCAN\_RXF0C

**Address:** 0x400300A0 (0), 0x400340A0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
F0OM							F0WM	
23	22	21	20	19	18	17	16	
–	F0S							
15	14	13	12	11	10	9	8	
F0SA								
7	6	5	4	3	2	1	0	
F0SA						–	–	

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **F0SA: Receive FIFO 0 Start Address**

Start address of Receive FIFO 0 in Message RAM (32-bit word address, see [Figure 45-12](#)).

Write F0SA with the bits [15:2] of the 32-bit address.

- **F0S: Receive FIFO 0 Size**

0: No Receive FIFO 0

1-64: Number of Receive FIFO 0 elements.

>64: Values greater than 64 are interpreted as 64.

The Receive FIFO 0 elements are indexed from 0 to F0S-1.

- **F0WM: Receive FIFO 0 Watermark**

0: Watermark interrupt disabled.

1-64: Level for Receive FIFO 0 watermark interrupt (MCAN\_IR.RF0W).

>64: Watermark interrupt disabled.

- **F0OM: FIFO 0 Operation Mode**

FIFO 0 can be operated in blocking or in overwrite mode (see [Section 45.5.4.2](#)).

0: FIFO 0 blocking mode.

1: FIFO 0 overwrite mode.

#### 45.6.25 MCAN Receive FIFO 0 Status

**Name:** MCAN\_RXF0S

**Address:** 0x400300A4 (0), 0x400340A4 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	RF0L	F0F
23	22	21	20	19	18	17	16
–	–	F0PI					
15	14	13	12	11	10	9	8
–	–	F0GI					
7	6	5	4	3	2	1	0
–	F0FL						

- **F0FL: Receive FIFO 0 Fill Level**

Number of elements stored in Receive FIFO 0, range 0 to 64.

- **F0GI: Receive FIFO 0 Get Index**

Receive FIFO 0 read index pointer, range 0 to 63.

- **F0PI: Receive FIFO 0 Put Index**

Receive FIFO 0 write index pointer, range 0 to 63.

- **F0F: Receive FIFO 0 Full**

0: Receive FIFO 0 not full.

1: Receive FIFO 0 full.

- **RF0L: Receive FIFO 0 Message Lost**

This bit is a copy of interrupt flag MCAN\_IR.RF0L. When MCAN\_IR.RF0L is reset, this bit is also reset.

0: No Receive FIFO 0 message lost

1: Receive FIFO 0 message lost, also set after write attempt to Receive FIFO 0 of size zero

**Note:** Overwriting the oldest message when MCAN\_RXF0C.FOOM = '1' will not set this flag.



#### 45.6.26 MCAN Receive FIFO 0 Acknowledge

**Name:** MCAN\_RXF0A

**Address:** 0x400300A8 (0), 0x400340A8 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	–	
7	6	5	4	3	2	1	0	
–	–	F0AI						–

- **F0AI: Receive FIFO 0 Acknowledge Index**

After the processor has read a message or a sequence of messages from Receive FIFO 0 it has to write the buffer index of the last element read from Receive FIFO 0 to F0AI. This will set the Receive FIFO 0 Get Index MCAN\_RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level MCAN\_RXF0S.F0FL.

## 45.6.27 MCAN Receive Buffer Configuration

**Name:** MCAN\_RXBC

**Address:** 0x400300AC (0), 0x400340AC (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RBSA							
7	6	5	4	3	2	1	0
RBSA						–	–

- **RBSA: Receive Buffer Start Address**

Configures the start address of the Receive Buffers section in the Message RAM (32-bit word address, see [Figure 45-12](#)). Also used to reference debug messages A,B,C.

Write RBSA with the bits [15:2] of the 32-bit address.

## 45.6.28 MCAN Receive FIFO 1 Configuration

**Name:** MCAN\_RXF1C

**Address:** 0x400300B0 (0), 0x400340B0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
F1OM	F1WM						
23	22	21	20	19	18	17	16
–	F1S						
15	14	13	12	11	10	9	8
F1SA							
7	6	5	4	3	2	1	0
F1SA						–	–

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **F1SA: Receive FIFO 1 Start Address**

Start address of Receive FIFO 1 in Message RAM (32-bit word address, see [Figure 45-12](#)).

Write F1SA with the bits [15:2] of the 32-bit address.

- **F1S: Receive FIFO 1 Size**

0: No Receive FIFO 1

1-64: Number of elements in Receive FIFO 1.

>64: Values greater than 64 are interpreted as 64.

The elements in Receive FIFO 1 are indexed from 0 to F1S - 1.

- **F1WM: Receive FIFO 1 Watermark**

0: Watermark interrupt disabled

1-64: Level for Receive FIFO 1 watermark interrupt (MCAN\_IR.RF1W).

>64: Watermark interrupt disabled.

- **F1OM: FIFO 1 Operation Mode**

FIFO 1 can be operated in blocking or in overwrite mode (see [Section 45.5.4.2](#)).

0: FIFO 1 blocking mode.

1: FIFO 1 overwrite mode.

## 45.6.29 MCAN Receive FIFO 1 Status

**Name:** MCAN\_RXF1S

**Address:** 0x400300B4 (0), 0x400340B4 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
DMS		–	–	–	–	RF1L	F1F
23	22	21	20	19	18	17	16
–	–	F1PI					
15	14	13	12	11	10	9	8
–	–	F1GI					
7	6	5	4	3	2	1	0
–	F1FL						

- **F1FL: Receive FIFO 1 Fill Level**

Number of elements stored in Receive FIFO 1, range 0 to 64.

- **F1GI: Receive FIFO 1 Get Index**

Receive FIFO 1 read index pointer, range 0 to 63.

- **F1PI: Receive FIFO 1 Put Index**

Receive FIFO 1 write index pointer, range 0 to 63.

- **F1F: Receive FIFO 1 Full**

0: Receive FIFO 1 not full.

1: Receive FIFO 1 full.

- **RF1L: Receive FIFO 1 Message Lost**

This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset.

0: No Receive FIFO 1 message lost.

1: Receive FIFO 1 message lost, also set after write attempt to Receive FIFO 1 of size zero.

**Note:** Overwriting the oldest message when MCAN\_RXF1C.F1OM = '1' will not set this flag.

- **DMS: Debug Message Status**

Value	Name	Description
0	IDLE	Idle state, wait for reception of debug messages, DMA request is cleared.
1	MSG_A	Debug message A received.
2	MSG_AB	Debug messages A, B received.
3	MSG_ABC	Debug messages A, B, C received, DMA request is set.

### 45.6.30 MCAN Receive FIFO 1 Acknowledge

**Name:** MCAN\_RXF1A

**Address:** 0x400300B8 (0), 0x400340B8 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	F1AI					

- **F1AI: Receive FIFO 1 Acknowledge Index**

After the processor has read a message or a sequence of messages from Receive FIFO 1 it has to write the buffer index of the last element read from Receive FIFO 1 to F1AI. This will set the Receive FIFO 1 Get Index MCAN\_RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level MCAN\_RXF1S.F1FL.

### 45.6.31 MCAN Receive Buffer / FIFO Element Size Configuration

**Name:** MCAN\_RXESC

**Address:** 0x400300BC (0), 0x400340BC (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	RBDS		
7	6	5	4	3	2	1	0
–	F1DS			–	F0DS		

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

Configures the number of data bytes belonging to a Receive Buffer / Receive FIFO element. Data field sizes >8 bytes are intended for CAN FD operation only.

- **F0DS: Receive FIFO 0 Data Field Size**

Value	Name	Description
0	8_BYTE	8-byte data field
1	12_BYTE	12-byte data field
2	16_BYTE	16-byte data field
3	20_BYTE	20-byte data field
4	24_BYTE	24-byte data field
5	32_BYTE	32-byte data field
6	48_BYTE	48-byte data field
7	64_BYTE	64-byte data field

- **F1DS: Receive FIFO 1 Data Field Size**

Value	Name	Description
0	8_BYTE	8-byte data field
1	12_BYTE	12-byte data field
2	16_BYTE	16-byte data field
3	20_BYTE	20-byte data field
4	24_BYTE	24-byte data field
5	32_BYTE	32-byte data field
6	48_BYTE	48-byte data field
7	64_BYTE	64-byte data field

- **RBDS: Receive Buffer Data Field Size**

Value	Name	Description
0	8_BYTE	8-byte data field
1	12_BYTE	12-byte data field
2	16_BYTE	16-byte data field
3	20_BYTE	20-byte data field
4	24_BYTE	24-byte data field
5	32_BYTE	32-byte data field
6	48_BYTE	48-byte data field
7	64_BYTE	64-byte data field

**Note:** In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Receive Buffer or Receive FIFO, only the number of bytes as configured by MCAN\_RXESC are stored to the Receive Buffer resp. Receive FIFO element. The rest of the frame's data field is ignored.

### 45.6.32 MCAN Tx Buffer Configuration

**Name:** MCAN\_TXBC

**Address:** 0x400300C0 (0), 0x400340C0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	TFQM				TFQS		
23	22	21	20	19	18	17	16
–	–				NDTB		
15	14	13	12	11	10	9	8
			TBSA				
7	6	5	4	3	2	1	0
			TBSA			–	–

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **TBSA: Tx Buffers Start Address**

Start address of Tx Buffers section in Message RAM (32-bit word address, see [Figure 45-12](#)).

Write TBSA with the bits [15:2] of the 32-bit address.

- **NDTB: Number of Dedicated Transmit Buffers**

0: No dedicated Tx Buffers.

1-32: Number of dedicated Tx Buffers.

>32: Values greater than 32 are interpreted as 32.

- **TFQS: Transmit FIFO/Queue Size**

0: No Tx FIFO/Queue.

1-32: Number of Tx Buffers used for Tx FIFO/Queue.

>32: Values greater than 32 are interpreted as 32.

- **TFQM: Tx FIFO/Queue Mode**

0: Tx FIFO operation.

1: Tx Queue operation.

**Note:** Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.



### 45.6.33 MCAN Tx FIFO/Queue Status

**Name:** MCAN\_TXFQS

**Address:** 0x400300C4 (0), 0x400340C4 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	TFQF			TFQPI		
15	14	13	12	11	10	9	8
–	–	–			TFGI		
7	6	5	4	3	2	1	0
–	–				TFFL		

The Tx FIFO/Queue status is related to the pending Tx requests listed in register MCAN\_TXBRP. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (MCAN\_TXBRP not yet updated).

- **TFFL: Tx FIFO Free Level**

Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (MCAN\_TXBC.TFQM = '1').

- **TFGI: Tx FIFO Get Index**

Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (MCAN\_TXBC.TFQM = '1').

- **TFQPI: Tx FIFO/Queue Put Index**

Tx FIFO/Queue write index pointer, range 0 to 31.

- **TFQF: Tx FIFO/Queue Full**

0: Tx FIFO/Queue not full.

1: Tx FIFO/Queue full.

**Note:** In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers.

Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO.

## 45.6.34 MCAN Tx Buffer Element Size Configuration

**Name:** MCAN\_TXESC

**Address:** 0x400300C8 (0), 0x400340C8 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	TBDS		

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

- **TBDS: Tx Buffer Data Field Size**

Value	Name	Description
0	8_BYTE	8-byte data field
1	12_BYTE	12-byte data field
2	16_BYTE	16-byte data field
3	20_BYTE	20-byte data field
4	24_BYTE	24-byte data field
5	32_BYTE	32-byte data field
6	48_BYTE	4- byte data field
7	64_BYTE	64-byte data field

**Note:** In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size MCAN\_TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as “0xCC” (padding bytes).

## 45.6.35 MCAN Transmit Buffer Request Pending

**Name:** MCAN\_TXBRP

**Address:** 0x400300CC (0), 0x400340CC (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
TRP31	TRP30	TRP29	TRP28	TRP27	TRP26	TRP25	TRP24
23	22	21	20	19	18	17	16
TRP23	TRP22	TRP21	TRP20	TRP19	TRP18	TRP17	TRP16
15	14	13	12	11	10	9	8
TRP15	TRP14	TRP13	TRP12	TRP11	TRP10	TRP9	TRP8
7	6	5	4	3	2	1	0
TRP7	TRP6	TRP5	TRP4	TRP3	TRP2	TRP1	TRP0

### • TRPx: Transmission Request Pending for Buffer x

Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register MCAN\_TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register MCAN\_TXBCR.

TXBRP bits are set only for those Tx Buffers configured via MCAN\_TXBC. After a MCAN\_TXBRP bit has been set, a Tx scan (see [Section 45.5.5](#)) is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).

A cancellation request resets the corresponding transmission request pending bit of register MCAN\_TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.

After a cancellation has been requested, a finished cancellation is signalled via MCAN\_TXBCF.

- after successful transmission together with the corresponding MCAN\_TXBTO bit.
- when the transmission has not yet been started at the point of cancellation.
- when the transmission has been aborted due to lost arbitration.
- when an error occurred during frame transmission.

In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding MCAN\_TXBCF bit is set for all unsuccessful transmissions.

0: No transmission request pending

1: Transmission request pending

**Note:** MCAN\_TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding MCAN\_TXBRP bit is reset.

### 45.6.36 MCAN Transmit Buffer Add Request

**Name:** MCAN\_TXBAR

**Address:** 0x400300D0 (0), 0x400340D0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
AR31	AR30	AR29	AR28	AR27	AR26	AR25	AR24
23	22	21	20	19	18	17	16
AR23	AR22	AR21	AR20	AR19	AR18	AR17	AR16
15	14	13	12	11	10	9	8
AR15	AR14	AR13	AR12	AR11	AR10	AR9	AR8
7	6	5	4	3	2	1	0
AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0

- **ARx: Add Request for Transmit Buffer x**

Each Transmit Buffer has its own Add Request bit. Writing a '1' will set the corresponding Add Request bit; writing a '0' has no impact. This enables the processor to set transmission requests for multiple Transmit Buffers with one write to MCAN\_TXBAR. MCAN\_TXBAR bits are set only for those Transmit Buffers configured via TXBC. When no Transmit scan is running, the bits are reset immediately, else the bits remain set until the Transmit scan process has completed.

0: No transmission request added.

1: Transmission requested added.

**Note:** If an add request is applied for a Transmit Buffer with pending transmission request (corresponding MCAN\_TXBRP bit already set), this add request is ignored.

### 45.6.37 MCAN Transmit Buffer Cancellation Request

**Name:** MCAN\_TXBCR

**Address:** 0x400300D4 (0), 0x400340D4 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
CR31	CR30	CR29	CR28	CR27	CR26	CR25	CR24
23	22	21	20	19	18	17	16
CR23	CR22	CR21	CR20	CR19	CR18	CR17	CR16
15	14	13	12	11	10	9	8
CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8
7	6	5	4	3	2	1	0
CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0

- **CRx: Cancellation Request for Transmit Buffer x**

Each Transmit Buffer has its own Cancellation Request bit. Writing a '1' will set the corresponding Cancellation Request bit; writing a '0' has no impact. This enables the processor to set cancellation requests for multiple Transmit Buffers with one write to MCAN\_TXBCR. MCAN\_TXBCR bits are set only for those Transmit Buffers configured via TXBC. The bits remain set until the corresponding bit of MCAN\_TXBRP is reset.

0: No cancellation pending.

1: Cancellation pending.

#### 45.6.38 MCAN Transmit Buffer Transmission Occurred

**Name:** MCAN\_TXBTO

**Address:** 0x400300D8 (0), 0x400340D8 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
TO31	TO30	TO29	TO28	TO27	TO26	TO25	TO24
23	22	21	20	19	18	17	16
TO23	TO22	TO21	TO20	TO19	TO18	TO17	TO16
15	14	13	12	11	10	9	8
TO15	TO14	TO13	TO12	TO11	TO10	TO9	TO8
7	6	5	4	3	2	1	0
TO7	TO6	TO5	TO4	TO3	TO2	TO1	TO0

- **TOx: Transmission Occurred for Buffer x**

Each Transmit Buffer has its own Transmission Occurred bit. The bits are set when the corresponding MCAN\_TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register MCAN\_TXBAR.

0: No transmission occurred.

1: Transmission occurred.

### 45.6.39 MCAN Transmit Buffer Cancellation Finished

**Name:** MCAN\_TXBCF

**Address:** 0x400300DC (0), 0x400340DC (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24
23	22	21	20	19	18	17	16
CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
15	14	13	12	11	10	9	8
CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8
7	6	5	4	3	2	1	0
CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0

- **CFx: Cancellation Finished for Transmit Buffer x**

Each Transmit Buffer has its own Cancellation Finished bit. The bits are set when the corresponding MCAN\_TXBRP bit is cleared after a cancellation was requested via MCAN\_TXBCR. In case the corresponding MCAN\_TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register MCAN\_TXBAR.

0: No transmit buffer cancellation.

1: Transmit buffer cancellation finished.

#### 45.6.40 MCAN Transmit Buffer Transmission Interrupt Enable

**Name:** MCAN\_TXBTIE

**Address:** 0x400300E0 (0), 0x400340E0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
TIE31	TIE30	TIE29	TIE28	TIE27	TIE26	TIE25	TIE24
23	22	21	20	19	18	17	16
TIE23	TIE22	TIE21	TIE20	TIE19	TIE18	TIE17	TIE16
15	14	13	12	11	10	9	8
TIE15	TIE14	TIE13	TIE12	TIE11	TIE10	TIE9	TIE8
7	6	5	4	3	2	1	0
TIE7	TIE6	TIE5	TIE4	TIE3	TIE2	TIE1	TIE0

- **TIE<sub>x</sub>: Transmission Interrupt Enable for Buffer x**

Each Transmit Buffer has its own Transmission Interrupt Enable bit.

0: Transmission interrupt disabled

1: Transmission interrupt enable



#### 45.6.41 MCAN Transmit Buffer Cancellation Finished Interrupt Enable

**Name:** MCAN\_TXBCIE

**Address:** 0x400300E4 (0), 0x400340E4 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
CFIE31	CFIE30	CFIE29	CFIE28	CFIE27	CFIE26	CFIE25	CFIE24
23	22	21	20	19	18	17	16
CFIE23	CFIE22	CFIE21	CFIE20	CFIE19	CFIE18	CFIE17	CFIE16
15	14	13	12	11	10	9	8
CFIE15	CFIE14	CFIE13	CFIE12	CFIE11	CFIE10	CFIE9	CFIE8
7	6	5	4	3	2	1	0
CFIE7	CFIE6	CFIE5	CFIE4	CFIE3	CFIE2	CFIE1	CFIE0

- **CFIE<sub>x</sub>:** Cancellation Finished Interrupt Enable for Transmit Buffer **x**

Each Transmit Buffer has its own Cancellation Finished Interrupt Enable bit.

0: Cancellation finished interrupt disabled.

1: Cancellation finished interrupt enabled.

#### 45.6.42 MCAN Transmit Event FIFO Configuration

**Name:** MCAN\_TXEFC

**Address:** 0x400300F0 (0), 0x400340F0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	EFWM					
23	22	21	20	19	18	17	16
–	–	EFS					
15	14	13	12	11	10	9	8
EFSA							
7	6	5	4	3	2	1	0
EFSA						–	–

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

- **EFSA: Event FIFO Start Address**

Start address of Tx Event FIFO in Message RAM (32-bit word address, see [Figure 45-12](#)).

Write EFSA with the bits [15:2] of the 32-bit address.

- **EFS: Event FIFO Size**

0: Tx Event FIFO disabled.

1-32: Number of Tx Event FIFO elements.

>32: Values greater than 32 are interpreted as 32.

The Tx Event FIFO elements are indexed from 0 to EFS - 1.

- **EFWM: Event FIFO Watermark**

0: Watermark interrupt disabled.

1-32: Level for Tx Event FIFO watermark interrupt (MCAN\_IR.TEFW).

>32: Watermark interrupt disabled.

#### 45.6.43 MCAN Tx Event FIFO Status

**Name:** MCAN\_TXEFS

**Address:** 0x400300F4 (0), 0x400340F4 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	TEFL	EFF	
23	22	21	20	19	18	17	16	
–	–	–	EFPI				–	–
15	14	13	12	11	10	9	8	
–	–	–	EFGI				–	–
7	6	5	4	3	2	1	0	
–	–	EFFL						–

- **EFFL: Event FIFO Fill Level**

Number of elements stored in Tx Event FIFO, range 0 to 32.

- **EFGI: Event FIFO Get Index**

Tx Event FIFO read index pointer, range 0 to 31.

- **EFPI: Event FIFO Put Index**

Tx Event FIFO write index pointer, range 0 to 31.

- **EFF: Event FIFO Full**

0: Tx Event FIFO not full

1: Tx Event FIFO full

- **TEFL: Tx Event FIFO Element Lost**

This bit is a copy of interrupt flag MCAN\_IR.TEFL. When MCAN\_IR.TEFL is reset, this bit is also reset.

0: No Tx Event FIFO element lost

1: Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero.

#### 45.6.44 MCAN Tx Event FIFO Acknowledge

**Name:** MCAN\_TXEFA

**Address:** 0x400300F8 (0), 0x400340F8 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
–	–	–	–	–	–	–	–	
7	6	5	4	3	2	1	0	
–	–	–	EFAI					–

- **EFAI: Event FIFO Acknowledge Index**

After the processor has read an element or a sequence of elements from the Tx Event FIFO, it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index MCAN\_TXEFS.EFGI to EFAI + 1 and update the FIFO 0 Fill Level MCAN\_TXEFS.EFFL.

## 46. Timer Counter (TC)

### 46.1 Description

A Timer Counter (TC) module includes three identical TC channels. The number of implemented TC modules is device-specific.

Each TC channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each channel has three external clock inputs, five internal clock inputs and two multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts.

The TC embeds a quadrature decoder (QDEC) connected in front of the timers and driven by TIOA0, TIOB0 and TIOB1 inputs. When enabled, the QDEC performs the input lines filtering, decoding of quadrature signals and connects to the timers/counters in order to read the position and speed of the motor through the user interface.

The TC block has two global registers which act upon all TC channels:

- Block Control Register (TC\_BCR)—allows channels to be started simultaneously with the same instruction
- Block Mode Register (TC\_BMR)—defines the external clock inputs for each channel, allowing them to be chained

### 46.2 Embedded Characteristics

- Total number of TC channels: twelve
- TC channel size: 16-bit
- Wide range of functions including:
  - Frequency measurement
  - Event counting
  - Interval measurement
  - Pulse generation
  - Delay timing
  - Pulse Width Modulation
  - Up/down capabilities
  - Quadrature decoder
  - 2-bit gray up/down count for stepper motor
- Each channel is user-configurable and contains:
  - Three external clock inputs
  - Five Internal clock inputs
  - Two multi-purpose input/output signals acting as trigger event
  - Trigger/capture events can be directly synchronized by PWM signals
- Internal interrupt signal
- Read of the Capture registers by the DMAC
- Compare event fault generation for PWM
- Register Write Protection


## 46.3 Block Diagram

Table 46-1. Timer Counter Clock Assignment

Name	Definition
TIMER_CLOCK1	PCK6
TIMER_CLOCK2	MCK/8
TIMER_CLOCK3	MCK/32
TIMER_CLOCK4	MCK/128
TIMER_CLOCK5	SLCK

Note: 1. When SLCK is selected for Peripheral Clock (CSS = 0 in PMC Master Clock Register), SLCK input is equivalent to Peripheral Clock.

Figure 46-1. Timer Counter Block Diagram



Note: The QDEC connections are detailed in Figure 46-17.

**Table 46-2. Signal Name Description**

Block/Channel	Signal Name	Description
Channel Signal	XC0, XC1, XC2	External Clock Inputs
	TIOA	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Output
	TIOB	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Input/Output
	INT	Interrupt Signal Output (internal signal)
	SYNC	Synchronization Input Signal (from configuration register)

## 46.4 Pin Name List

**Table 46-3. TC Pin List**

Pin Name	Description	Type
TCLK0–TCLK2	External Clock Input	Input
TIOA0–TIOA2	I/O Line A	I/O
TIOB0–TIOB2	I/O Line B	I/O

## 46.5 Product Dependencies

### 46.5.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the TC pins to their peripheral functions.

**Table 46-4. I/O Lines**

Instance	Signal	I/O Line	Peripheral
TC0	TCLK0	PA4	B
TC0	TCLK1	PA28	B
TC0	TCLK2	PA29	B
TC0	TIOA0	PA0	B
TC0	TIOA1	PA15	B
TC0	TIOA2	PA26	B
TC0	TIOB0	PA1	B
TC0	TIOB1	PA16	B
TC0	TIOB2	PA27	B
TC1	TCLK3	PC25	B
TC1	TCLK4	PC28	B
TC1	TCLK5	PC31	B
TC1	TIOA3	PC23	B
TC1	TIOA4	PC26	B
TC1	TIOA5	PC29	B
TC1	TIOB3	PC24	B
TC1	TIOB4	PC27	B
TC1	TIOB5	PC30	B
TC2	TCLK6	PC7	B
TC2	TCLK7	PC10	B
TC2	TCLK8	PC14	B
TC2	TIOA6	PC5	B
TC2	TIOA7	PC8	B
TC2	TIOA8	PC11	B
TC2	TIOB6	PC6	B
TC2	TIOB7	PC9	B
TC2	TIOB8	PC12	B
TC3	TCLK9	PE2	B
TC3	TCLK10	PE5	B
TC3	TCLK11	PD24	C
TC3	TIOA9	PE0	B
TC3	TIOA10	PE3	B



**Table 46-4. I/O Lines**

TC3	TIOA11	PD21	C
TC3	TIOB9	PE1	B
TC3	TIOB10	PE4	B
TC3	TIOB11	PD22	C

### 46.5.2 Power Management

The TC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the Timer Counter clock of each channel.

### 46.5.3 Interrupt Sources

The TC has an interrupt line per channel connected to the interrupt controller. Handling the TC interrupt requires programming the interrupt controller before configuring the TC.

**Table 46-5. Peripheral IDs**

Instance	ID
TC0	23
TC1	24
TC2	25
TC3	26

### 46.5.4 Synchronization Inputs from PWM

The TC has trigger/capture inputs internally connected to the PWM. Refer to [Section 46.6.14 “Synchronization with PWM”](#) and to the implementation of the Pulse Width Modulation (PWM) in this product.

### 46.5.5 Fault Output

The TC has the FAULT output internally connected to the fault input of PWM. Refer to [Section 46.6.18 “Fault Mode”](#) and to the implementation of the Pulse Width Modulation (PWM) in this product.

## 46.6 Functional Description

### 46.6.1 Overview

All channels of the Timer Counter are independent and identical in operation except when the QDEC is enabled. The registers for channel programming are listed in [Table 46-6 “Register Mapping”](#).

### 46.6.2 16-bit Counter

Each 16-bit channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value  $2^{16}-1$  and passes to zero, an overflow occurs and the COVFS bit in the TC Status Register (TC\_SR) is set.

The current value of the counter is accessible in real time by reading the TC Counter Value Register (TC\_CV). The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.

### 46.6.3 Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1 or TCLK2, or be connected to the internal I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC Block Mode Register (TC\_BMR). See [Figure 46-2](#).

Each channel can independently select an internal or external clock source for its counter:

- External clock signals<sup>(1)</sup>: XC0, XC1 or XC2
- Internal clock signals<sup>(2)</sup>: PCK6, MCK/8, MCK/32, MCK/128, SLCK


This selection is made by the TCCLKS bits in the TC Channel Mode Register (TC\_CMR).

The selected clock can be inverted with the CLKI bit in the TC\_CMR. This allows counting on the opposite edges of the clock.


The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the TC\_CMR defines this signal (none, XC0, XC1, XC2). See [Figure 46-3](#).

- Note:
1. In all cases, if an external clock is used, the duration of each of its levels must be longer than the peripheral clock period. The external clock frequency must be at least 2.5 times lower than the peripheral clock.
  2. In all cases, if asynchronous internal clock PCK6 is used, the duration of each of its levels must be longer than the peripheral clock period. The external clock frequency must be at least 2.5 times lower than the peripheral clock.

**Figure 46-2. Clock Chaining Selection**



**Figure 46-3. Clock Selection**




## 46.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped. See Figure 46-4.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the TC Channel Control Register (TC\_CCR). In Capture mode it can be disabled by an RB load event if LDBDIS is set to 1 in the TC\_CMR. In Waveform mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC\_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the TC\_CCR can re-enable the clock. When the clock is enabled, the CLKSTA bit is set in the TC\_SR.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in Capture mode (LDBSTOP = 1 in TC\_CMR) or an RC compare event in Waveform mode (CPCSTOP = 1 in TC\_CMR). The start and the stop commands are effective only if the clock is enabled.

Figure 46-4. Clock Control



## 46.6.5 Operating Modes

Each channel can operate independently in two different modes:

- Capture mode provides measurement on signals.
- Waveform mode provides wave generation.

The TC operating mode is programmed with the WAVE bit in the TC\_CMR.

In Capture mode, TIOA and TIOB are configured as inputs.

In Waveform mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

## 46.6.6 Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

Regardless of the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value can be read differently from zero just after a trigger, especially when a low frequency signal is selected as the clock.

The following triggers are common to both modes:

- Software Trigger: Each channel has a software trigger, available by setting SWTRG in TC\_CCR.
- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC\_BCR (Block Control) with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in the TC\_CMR.

The channel can also be configured to have an external trigger. In Capture mode, the external trigger signal can be selected between TIOA and TIOB. In Waveform mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting bit ENETRIG in the TC\_CMR.

If an external trigger is used, the duration of the pulses must be longer than the peripheral clock period in order to be detected.

#### 46.6.7 Capture Mode

Capture mode is entered by clearing the WAVE bit in the TC\_CMR.

Capture mode allows the TC channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are considered as inputs.

Figure 46-6 shows the configuration of the TC channel when programmed in Capture mode.

#### 46.6.8 Capture Registers A and B

Registers A and B (RA and RB) are used as capture registers. They can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The LDRA field in the TC\_CMR defines the TIOA selected edge for the loading of register A, and the LDRB field defines the TIOA selected edge for the loading of Register B.

The subsampling ratio defined by the SBSMPLR field in TC\_CMR is applied to these selected edges, so that the loading of Register A and Register B occurs once every 1, 2, 4, 8 or 16 selected edges.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS bit) in the TC\_SR. In this case, the old value is overwritten.


When DMA is used, the RAB register address must be configured as source address of the transfer. The RAB register provides the next unread value from Register A and Register B. It may be read by the DMA after a request has been triggered upon loading Register A or Register B.

#### 46.6.9 Transfer with DMAC

The DMAC can only perform access from timer to system memory.

Figure 46-5 illustrates how TC\_RA and TC\_RB can be loaded in the system memory without CPU intervention.

**Figure 46-5. Example of Transfer with DMAC**



#### 46.6.10 Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined. The ABETRG bit in the TC\_CMCR selects TIOA or TIOB input signal as an external trigger or the trigger signal from the output comparator of the PWM module. The External Trigger Edge Selection parameter (ETRGEDG field in TC\_CMCR) defines the edge (rising, falling, or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.



### 46.6.11 Waveform Mode

Waveform mode is entered by setting the TC\_CMRx.WAVE bit.

In Waveform mode, the TC channel generates one or two PWM signals with the same frequency and independently programmable duty cycles, or generates different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as an output and TIOB is defined as an output if it is not used as an external event (EVT parameter in TC\_CMR).

Figure 46-7 shows the configuration of the TC channel when programmed in Waveform operating mode.

### 46.6.12 Waveform Selection


Depending on the WAVSEL parameter in TC\_CMR, the behavior of TC\_CV varies.

With any selection, TC\_RA, TC\_RB and TC\_RC can all be used as compare registers.

RA Compare is used to control the TIOA output, RB Compare is used to control the TIOB output (if correctly configured) and RC Compare is used to control TIOA and/or TIOB outputs.



Figure 46-7. Waveform Mode




#### 46.6.12.1 WAVSEL = 00

When WAVSEL = 00, the value of TC\_CV is incremented from 0 to  $2^{16}-1$ . Once  $2^{16}-1$  has been reached, the value of TC\_CV is reset. Incrementation of TC\_CV starts again and the cycle continues. See Figure 46-8.


An external event trigger or a software trigger can reset the value of TC\_CV. It is important to note that the trigger may occur at any time. See Figure 46-9.

RC Compare cannot be programmed to generate a trigger in this configuration. At the same time, RC Compare can stop the counter clock (CPCSTOP = 1 in TC\_CMR) and/or disable the counter clock (CPCDIS = 1 in TC\_CMR).

**Figure 46-8. WAVSEL = 00 without trigger**



**Figure 46-9. WAVSEL = 00 with Trigger**




#### 46.6.12.2 WAVSEL = 10

When WAVSEL = 10, the value of TC\_CV is incremented from 0 to the value of RC, then automatically reset on a RC Compare. Once the value of TC\_CV has been reset, it is then incremented and so on. See Figure 46-10.


It is important to note that TC\_CV can be reset at any time by an external event or a software trigger if both are programmed correctly. See Figure 46-11.

In addition, RC Compare can stop the counter clock (CPCSTOP = 1 in TC\_CMR) and/or disable the counter clock (CPCDIS = 1 in TC\_CMR).

**Figure 46-10. WAVSEL = 10 without Trigger**



**Figure 46-11. WAVSEL = 10 with Trigger**



### 46.6.12.3 WAVSEL = 01


When WAVSEL = 01, the value of TC\_CV is incremented from 0 to  $2^{16}-1$ . Once  $2^{16}-1$  is reached, the value of TC\_CV is decremented to 0, then re-incremented to  $2^{16}-1$  and so on. See [Figure 46-12](#).

A trigger such as an external event or a software trigger can modify TC\_CV at any time. If a trigger occurs while TC\_CV is incrementing, TC\_CV then decrements. If a trigger is received while TC\_CV is decrementing, TC\_CV then increments. See [Figure 46-13](#).


RC Compare cannot be programmed to generate a trigger in this configuration.

At the same time, RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

**Figure 46-12. WAVSEL = 01 without Trigger**



**Figure 46-13. WAVSEL = 01 with Trigger**




#### 46.6.12.4 WAVSEL = 11

When WAVSEL = 11, the value of TC\_CV is incremented from 0 to RC. Once RC is reached, the value of TC\_CV is decremented to 0, then re-incremented to RC and so on. See [Figure 46-14](#).


A trigger such as an external event or a software trigger can modify TC\_CV at any time. If a trigger occurs while TC\_CV is incrementing, TC\_CV then decrements. If a trigger is received while TC\_CV is decrementing, TC\_CV then increments. See [Figure 46-15](#).

RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

**Figure 46-14. WAVSEL = 11 without Trigger**



**Figure 46-15. WAVSEL = 11 with Trigger**



### 46.6.13 External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The EEVT parameter in TC\_CMCR selects the external trigger. The EEVTEDEG parameter defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDEG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as an output and the compare register B is not used to generate waveforms and subsequently no IRQs. In this case the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRIG in the TC\_CMCR.

As in Capture mode, the SYNC signal and the software trigger are also available as triggers. RC Compare can also be used as a trigger depending on the parameter WAVSEL.

### 46.6.14 Synchronization with PWM


The inputs TIOA/B[2:0] can be bypassed, and thus channel trigger/capture events can be directly driven by the independent PWM module.

PWM comparator outputs (internal signals without dead-time insertion - OCx), respectively source of the PWMH/L[2:0] outputs, are routed to the internal TC inputs. These specific TC inputs are multiplexed with TIOA/B input signal to drive the internal trigger/capture events.

The selection can be programmed in the Extended Mode Register (TC\_EMR) fields TRIGSRCA and TRIGSRCB (see [Section 46.7.14 “TC Extended Mode Register”](#)).

Each channel of the TC module can be synchronized by a different PWM channel as described in [Figure 46-16](#).

Figure 46-16. Synchronization with PWM



## 46.6.15 Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC\_CMR.

## 46.6.16 Quadrature Decoder

### 46.6.16.1 Description

The quadrature decoder (QDEC) is driven by TIOA0, TIOB0, TIOB1 input pins and drives the timer/counter of channel 0 and 1. Channel 2 can be used as a time base in case of speed measurement requirements (refer to [Figure 46-17](#)).

When writing a 0 to bit QDEN of the TC\_BMR, the QDEC is bypassed and the IO pins are directly routed to the timer counter function. See

TIOA0 and TIOB0 are to be driven by the two dedicated quadrature signals from a rotary sensor mounted on the shaft of the off-chip motor.

A third signal from the rotary sensor can be processed through pin TIOB1 and is typically dedicated to be driven by an index signal if it is provided by the sensor. This signal is not required to decode the quadrature signals PHA, PHB.

Field TCCLKS of TC\_CMRx must be configured to select XC0 input (i.e., 0x101). Field TC0XC0S has no effect as soon as the QDEC is enabled.

Either speed or position/revolution can be measured. Position channel 0 accumulates the edges of PHA, PHB input signals giving a high accuracy on motor position whereas channel 1 accumulates the index pulses of the sensor, therefore the number of rotations. Concatenation of both values provides a high level of precision on motion system position.

In Speed mode, position cannot be measured but revolution can be measured.


Inputs from the rotary sensor can be filtered prior to down-stream processing. Accommodation of input polarity, phase definition and other factors are configurable.

Interruptions can be generated on different events.

A compare function (using TC\_RC) is available on channel 0 (speed/position) or channel 1 (rotation) and can generate an interrupt by means of the CPCS flag in the TC\_SRx.



**Figure 46-17. Predefined Connection of the Quadrature Decoder with Timer Counters**




#### 46.6.16.2 Input Pre-processing

Input pre-processing consists of capabilities to take into account rotary sensor factors such as polarities and phase definition followed by configurable digital filtering.

Each input can be negated and swapping PHA, PHB is also configurable.

The MAXFILT field in the TC\_BMR is used to configure a minimum duration for which the pulse is stated as valid. When the filter is active, pulses with a duration lower than  $\text{MAXFILT} + 1 \times t_{\text{peripheral clock}}$  ns are not passed to downstream logic.


Figure 46-18. Input Stage



Input filtering can efficiently remove spurious pulses that might be generated by the presence of particulate contamination on the optical or magnetic disk of the rotary sensor.

Spurious pulses can also occur in environments with high levels of electro-magnetic interference. Or, simply if vibration occurs even when rotation is fully stopped and the shaft of the motor is in such a position that the beginning of one of the reflective or magnetic bars on the rotary sensor disk is aligned with the light or magnetic (Hall) receiver cell of the rotary sensor. Any vibration can make the PHA, PHB signals toggle for a short duration.

Figure 46-19. Filtering Examples



### 46.6.16.3 Direction Status and Change Detection


After filtering, the quadrature signals are analyzed to extract the rotation direction and edges of the two quadrature signals detected in order to be counted by timer/counter logic downstream.

The direction status can be directly read at anytime in the TC\_QISR. The polarity of the direction flag status depends on the configuration written in TC\_BMR. INVA, INVB, INVDX, SWAP modify the polarity of DIR flag.

Any change in rotation direction is reported in the TC\_QISR and can generate an interrupt.

The direction change condition is reported as soon as two consecutive edges on a phase signal have sampled the same value on the other phase signal and there is an edge on the other signal. The two consecutive edges of one phase signal sampling the same value on other phase signal is not sufficient to declare a direction change, for the reason that particulate contamination may mask one or more reflective bars on the optical or magnetic disk of the sensor. Refer to [Figure 46-20](#) for waveforms.

Figure 46-20. Rotation Change Detection




The direction change detection is disabled when QDTRANS is set in the TC\_BMR. In this case, the DIR flag report must not be used.

A quadrature error is also reported by the QDEC via the QERR flag in the TC\_QISR. This error is reported if the time difference between two edges on PHA, PHB is lower than a predefined value. This predefined value is

configurable and corresponds to  $(MAXFILT + 1) \times t_{\text{peripheral clock}}$  ns. After being filtered there is no reason to have two edges closer than  $(MAXFILT + 1) \times t_{\text{peripheral clock}}$  ns under normal mode of operation.

**Figure 46-21. Quadrature Error Detection**



MAXFILT must be tuned according to several factors such as the peripheral clock frequency, type of rotary sensor and rotation speed to be achieved.

#### 46.6.16.4 Position and Rotation Measurement

When the POSEN bit is set in the TC\_BMR, the motor axis position is processed on channel 0 (by means of the PHA, PHB edge detections) and the number of motor revolutions are recorded on channel 1 if the IDX signal is provided on the TIOB1 input. The position measurement can be read in the TC\_CV0 register and the rotation measurement can be read in the TC\_CV1 register.

Channel 0 and 1 must be configured in Capture mode (TC\_CMR0.WAVE = 0). 'Rising edge' must be selected as the External Trigger Edge (TC\_CMR.ETRGEDG = 0x01) and 'TIOA' must be selected as the External Trigger (TC\_CMR.ABETRG = 0x1).

In parallel, the number of edges are accumulated on timer/counter channel 0 and can be read on the TC\_CV0 register.

Therefore, the accurate position can be read on both TC\_CV registers and concatenated to form a 32-bit word.

The timer/counter channel 0 is cleared for each increment of IDX count value.

Depending on the quadrature signals, the direction is decoded and allows to count up or down in timer/counter channels 0 and 1. The direction status is reported on TC\_QISR.

#### 46.6.16.5 Speed Measurement

When SPEEDEN is set in the TC\_BMR, the speed measure is enabled on channel 0.

A time base must be defined on channel 2 by writing the TC\_RC2 period register. Channel 2 must be configured in Waveform mode (WAVE bit set) in TC\_CMR2. The WAVSEL field must be defined with 0x10 to clear the counter by comparison and matching with TC\_RC value. Field ACPC must be defined at 0x11 to toggle TIOA output.

This time base is automatically fed back to TIOA of channel 0 when QDEN and SPEEDEN are set.

Channel 0 must be configured in Capture mode (WAVE = 0 in TC\_CMR0). The ABETRGR bit of TC\_CMR0 must be configured at 1 to select TIOA as a trigger for this channel.

EDGTRG must be set to 0x01, to clear the counter on a rising edge of the TIOA signal and field LDRA must be set accordingly to 0x01, to load TC\_RA0 at the same time as the counter is cleared (LDRB must be set to 0x01). As a consequence, at the end of each time base period the differentiation required for the speed calculation is performed.

The process must be started by configuring bits CLKEN and SWTRG in the TC\_CCR.

The speed can be read on field RA in TC\_RA0.

Channel 1 can still be used to count the number of revolutions of the motor.

#### 46.6.17 2-bit Gray Up/Down Counter for Stepper Motor


Each channel can be independently configured to generate a 2-bit gray count waveform on corresponding TIOA, TIOB outputs by means of the GCEN bit in TC\_SMMRx.

Up or Down count can be defined by writing bit DOWN in TC\_SMMRx.

It is mandatory to configure the channel in Waveform mode in the TC\_CMR.

The period of the counters can be programmed in TC\_RCx.

Figure 46-22. 2-bit Gray Up/Down Counter



#### 46.6.18 Fault Mode

At any time, the TC\_RCx registers can be used to perform a comparison on the respective current channel counter value (TC\_CVx) with the value of TC\_RCx register.


The CPCSx flags can be set accordingly and an interrupt can be generated.

This interrupt is processed but requires an unpredictable amount of time to be achieved the required action.

It is possible to trigger the FAULT output of the TIMER1 with CPCS from TC\_SR0 and/or CPCS from TC\_SR1. Each source can be independently enabled/disabled in the TC\_FMR.

This can be useful to detect an overflow on speed and/or position when QDEC is processed and to act immediately by using the FAULT output.

**Figure 46-23. Fault Output Generation**



#### 46.6.19 Register Write Protection

To prevent any single software error from corrupting TC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [TC Write Protection Mode Register \(TC\\_WPMR\)](#).

The Timer Counter clock of the first channel must be enabled to access TC\_WPMR.

The following registers can be write-protected:

- [TC Block Mode Register](#)
- [TC Channel Mode Register: Capture Mode](#)
- [TC Channel Mode Register: Waveform Mode](#)
- [TC Fault Mode Register](#)
- [TC Stepper Motor Mode Register](#)
- [TC Register A](#)
- [TC Register B](#)
- [TC Register C](#)
- [TC Extended Mode Register](#)

## 46.7 Timer Counter (TC) User Interface

**Table 46-6. Register Mapping**

Offset <sup>(1)</sup>	Register	Name	Access	Reset
0x00 + channel * 0x40 + 0x00	Channel Control Register	TC_CCR	Write-only	–
0x00 + channel * 0x40 + 0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x00 + channel * 0x40 + 0x08	Stepper Motor Mode Register	TC_SMMR	Read/Write	0
0x00 + channel * 0x40 + 0x0C	Register AB	TC_RAB	Read-only	0
0x00 + channel * 0x40 + 0x10	Counter Value	TC_CV	Read-only	0
0x00 + channel * 0x40 + 0x14	Register A	TC_RA	Read/Write <sup>(2)</sup>	0
0x00 + channel * 0x40 + 0x18	Register B	TC_RB	Read/Write <sup>(2)</sup>	0
0x00 + channel * 0x40 + 0x1C	Register C	TC_RC	Read/Write	0
0x00 + channel * 0x40 + 0x20	Status Register	TC_SR	Read-only	0
0x00 + channel * 0x40 + 0x24	Interrupt Enable Register	TC_IER	Write-only	–
0x00 + channel * 0x40 + 0x28	Interrupt Disable Register	TC_IDR	Write-only	–
0x00 + channel * 0x40 + 0x2C	Interrupt Mask Register	TC_IMR	Read-only	0
0x00 + channel * 0x40 + 0x30	Extended Mode Register	TC_EMR	Read/Write	0
0xC0	Block Control Register	TC_BCR	Write-only	–
0xC4	Block Mode Register	TC_BMR	Read/Write	0
0xC8	QDEC Interrupt Enable Register	TC_QIER	Write-only	–
0xCC	QDEC Interrupt Disable Register	TC_QIDR	Write-only	–
0xD0	QDEC Interrupt Mask Register	TC_QIMR	Read-only	0
0xD4	QDEC Interrupt Status Register	TC_QISR	Read-only	0
0xD8	Fault Mode Register	TC_FMR	Read/Write	0
0xE4	Write Protection Mode Register	TC_WPMR	Read/Write	0
0xE8–0xFC	Reserved	–	–	–

- Notes: 1. Channel index ranges from 0 to 2.  
 2. Read-only if TC\_CMRx.WAVE = 0



### 46.7.1 TC Channel Control Register

**Name:** TC\_CCRx [x=0..2]

**Address:** 0x4000C000 (0)[0], 0x4000C040 (0)[1], 0x4000C080 (0)[2], 0x40010000 (1)[0], 0x40010040 (1)[1], 0x40010080 (1)[2], 0x40014000 (2)[0], 0x40014040 (2)[1], 0x40014080 (2)[2], 0x40054000 (3)[0], 0x40054040 (3)[1], 0x40054080 (3)[2]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	SWTRG	CLKDIS	CLKEN

- **CLKEN: Counter Clock Enable Command**

0: No effect.

1: Enables the clock if CLKDIS is not 1.

- **CLKDIS: Counter Clock Disable Command**

0: No effect.

1: Disables the clock.

- **SWTRG: Software Trigger Command**

0: No effect.

1: A software trigger is performed: the counter is reset and the clock is started.

## 46.7.2 TC Channel Mode Register: Capture Mode

**Name:** TC\_CMRx [x=0..2] (CAPTURE\_MODE)

**Address:** 0x4000C004 (0)[0], 0x4000C044 (0)[1], 0x4000C084 (0)[2], 0x40010004 (1)[0], 0x40010044 (1)[1], 0x40010084 (1)[2], 0x40014004 (2)[0], 0x40014044 (2)[1], 0x40014084 (2)[2], 0x40054004 (3)[0], 0x40054044 (3)[1], 0x40054084 (3)[2]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	SBSMPLR			LDRB		LDRA	
15	14	13	12	11	10	9	8
WAVE	CPCTRG	–	–	–	ABETRG	ETRGEDG	
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BURST		CLKI	TCCLKS		

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

### • TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal PCK6 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal MCK/8 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal MCK/32 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal MCK/128 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal SLCK clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

To operate at maximum peripheral clock frequency, please refer to [Section 46.7.14 “TC Extended Mode Register”](#).

### • CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

### • BURST: Burst Signal Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	XC0	XC0 is ANDed with the selected clock.
2	XC1	XC1 is ANDed with the selected clock.
3	XC2	XC2 is ANDed with the selected clock.

- **LDBSTOP: Counter Clock Stopped with RB Loading**

0: Counter clock is not stopped when RB loading occurs.

1: Counter clock is stopped when RB loading occurs.

- **LDBDIS: Counter Clock Disable with RB Loading**

0: Counter clock is not disabled when RB loading occurs.

1: Counter clock is disabled when RB loading occurs.

- **ETRGEDG: External Trigger Edge Selection**

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

- **ABETRG: TIOA or TIOB External Trigger Selection**

0: TIOB is used as an external trigger.

1: TIOA is used as an external trigger.

- **CPCTRG: RC Compare Trigger Enable**

0: RC Compare has no effect on the counter and its clock.

1: RC Compare resets the counter and starts the counter clock.

- **WAVE: Waveform Mode**

0: Capture mode is enabled.

1: Capture mode is disabled (Waveform mode is enabled).

- **LDRA: RA Loading Edge Selection**

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA

- **LDRB: RB Loading Edge Selection**

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA

• **SBSMPLR: Loading Edge Subsampling Ratio**

Value	Name	Description
0	ONE	Load a Capture Register each selected edge
1	HALF	Load a Capture Register every 2 selected edges
2	FOURTH	Load a Capture Register every 4 selected edges
3	EIGHTH	Load a Capture Register every 8 selected edges
4	SIXTEENTH	Load a Capture Register every 16 selected edges

### 46.7.3 TC Channel Mode Register: Waveform Mode

**Name:** TC\_CMRx [x=0..2] (WAVEFORM\_MODE)

**Access:** Read/Write

31	30	29	28	27	26	25	24
BSWTRG		BEEVT		BCPC		BCPB	
23	22	21	20	19	18	17	16
ASWTRG		AEEVT		ACPC		ACPA	
15	14	13	12	11	10	9	8
WAVE	WAVSEL		ENETRГ	EEVT		EEVTEDG	
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BURST		CLKI	TCCLKS		

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

#### • TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal PCK6 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal MCK/8 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal MCK/32 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal MCK/128 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal SLCK clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

To operate at maximum peripheral clock frequency, please refer to [Section 46.7.14 “TC Extended Mode Register”](#).

#### • CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

#### • BURST: Burst Signal Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	XC0	XC0 is ANDed with the selected clock.
2	XC1	XC1 is ANDed with the selected clock.
3	XC2	XC2 is ANDed with the selected clock.

#### • CPCSTOP: Counter Clock Stopped with RC Compare

0: Counter clock is not stopped when counter reaches RC.

1: Counter clock is stopped when counter reaches RC.

- **CPCDIS: Counter Clock Disable with RC Compare**

0: Counter clock is not disabled when counter reaches RC.

1: Counter clock is disabled when counter reaches RC.

- **EEVTEDG: External Event Edge Selection**

Value	Name	Description
0	NONE	None
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

- **EEVT: External Event Selection**

Signal selected as external event.

Value	Name	Description	TIOB Direction
0	TIOB	TIOB <sup>(1)</sup>	Input
1	XC0	XC0	Output
2	XC1	XC1	Output
3	XC2	XC2	Output

Note: 1. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms and subsequently no IRQs.

- **ENETRГ: External Event Trigger Enable**

0: The external event has no effect on the counter and its clock.

1: The external event resets the counter and starts the counter clock.

Note: Whatever the value programmed in ENETRГ, the selected external event only controls the TIOA output and TIOB if not used as input (trigger event input or other input used).

- **WAVSEL: Waveform Selection**

Value	Name	Description
0	UP	UP mode without automatic trigger on RC Compare
1	UPDOWN	UPDOWN mode without automatic trigger on RC Compare
2	UP_RC	UP mode with automatic trigger on RC Compare
3	UPDOWN_RC	UPDOWN mode with automatic trigger on RC Compare

- **WAVE: Waveform Mode**

0: Waveform mode is disabled (Capture mode is enabled).

1: Waveform mode is enabled.

- **ACPA: RA Compare Effect on TIOA**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **ACPC: RC Compare Effect on TIOA**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **AAEVT: External Event Effect on TIOA**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **ASWTRG: Software Trigger Effect on TIOA**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **BCPB: RB Compare Effect on TIOB**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **BCPC: RC Compare Effect on TIOB**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **BEEVT: External Event Effect on TIOB**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

- **BSWTRG: Software Trigger Effect on TIOB**

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle



#### 46.7.4 TC Stepper Motor Mode Register

**Name:** TC\_SMMRx [x=0..2]

**Address:** 0x4000C008 (0)[0], 0x4000C048 (0)[1], 0x4000C088 (0)[2], 0x40010008 (1)[0], 0x40010048 (1)[1], 0x40010088 (1)[2], 0x40014008 (2)[0], 0x40014048 (2)[1], 0x40014088 (2)[2], 0x40054008 (3)[0], 0x40054048 (3)[1], 0x40054088 (3)[2]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	DOWN	GCEN

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

- **GCEN: Gray Count Enable**

0: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by internal counter of channel x.

1: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by a 2-bit gray counter.

- **DOWN: Down Count**

0: Up counter.


1: Down counter.

## 46.7.5 TC Register AB

**Name:** TC\_RABx [x=0..2]

**Address:** 0x4000C00C (0)[0], 0x4000C04C (0)[1], 0x4000C08C (0)[2], 0x4001000C (1)[0], 0x4001004C (1)[1], 0x4001008C (1)[2], 0x4001400C (2)[0], 0x4001404C (2)[1], 0x4001408C (2)[2], 0x4005400C (3)[0], 0x4005404C (3)[1], 0x4005408C (3)[2]

**Access:** Read-only



- **RAB: Register A or Register B**

RAB contains the next unread capture Register A or Register B value in real time. It is usually read by the DMA after a request due to a valid load edge on TIOA.


When DMA is used, the RAB register address must be configured as source address of the transfer.

## 46.7.6 TC Counter Value Register

**Name:** TC\_CVx [x=0..2]

**Address:** 0x4000C010 (0)[0], 0x4000C050 (0)[1], 0x4000C090 (0)[2], 0x40010010 (1)[0], 0x40010050 (1)[1], 0x40010090 (1)[2], 0x40014010 (2)[0], 0x40014050 (2)[1], 0x40014090 (2)[2], 0x40054010 (3)[0], 0x40054050 (3)[1], 0x40054090 (3)[2]

**Access:** Read-only



- **CV: Counter Value**

CV contains the counter value in real time.

### 46.7.7 TC Register A

**Name:** TC\_RAx [x=0..2]

**Address:** 0x4000C014 (0)[0], 0x4000C054 (0)[1], 0x4000C094 (0)[2], 0x40010014 (1)[0], 0x40010054 (1)[1], 0x40010094 (1)[2], 0x40014014 (2)[0], 0x40014054 (2)[1], 0x40014094 (2)[2], 0x40054014 (3)[0], 0x40054054 (3)[1], 0x40054094 (3)[2]

**Access:** Read-only if TC\_CM Rx.WAVE = 0, Read/Write if TC\_CM Rx.WAVE = 1

31	30	29	28	27	26	25	24
RA							
23	22	21	20	19	18	17	16
RA							
15	14	13	12	11	10	9	8
RA							
7	6	5	4	3	2	1	0
RA							

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

- **RA: Register A**

RA contains the Register A value in real time.

## 46.7.8 TC Register B

**Name:** TC\_RBx [x=0..2]

**Address:** 0x4000C018 (0)[0], 0x4000C058 (0)[1], 0x4000C098 (0)[2], 0x40010018 (1)[0], 0x40010058 (1)[1], 0x40010098 (1)[2], 0x40014018 (2)[0], 0x40014058 (2)[1], 0x40014098 (2)[2], 0x40054018 (3)[0], 0x40054058 (3)[1], 0x40054098 (3)[2]

**Access:** Read-only if TC\_CMRx.WAVE = 0, Read/Write if TC\_CMRx.WAVE = 1

31	30	29	28	27	26	25	24
RB							
23	22	21	20	19	18	17	16
RB							
15	14	13	12	11	10	9	8
RB							
7	6	5	4	3	2	1	0
RB							

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

- **RB: Register B**

RB contains the Register B value in real time.

## 46.7.9 TC Register C

**Name:** TC\_RCx [x=0..2]

**Address:** 0x4000C01C (0)[0], 0x4000C05C (0)[1], 0x4000C09C (0)[2], 0x4001001C (1)[0], 0x4001005C (1)[1], 0x4001009C (1)[2], 0x4001401C (2)[0], 0x4001405C (2)[1], 0x4001409C (2)[2], 0x4005401C (3)[0], 0x4005405C (3)[1], 0x4005409C (3)[2]

**Access:** Read/Write

31	30	29	28	27	26	25	24
RC							
23	22	21	20	19	18	17	16
RC							
15	14	13	12	11	10	9	8
RC							
7	6	5	4	3	2	1	0
RC							

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

- **RC: Register C**

RC contains the Register C value in real time.

## 46.7.10 TC Status Register

**Name:** TC\_SRx [x=0..2]

**Address:** 0x4000C020 (0)[0], 0x4000C060 (0)[1], 0x4000C0A0 (0)[2], 0x40010020 (1)[0], 0x40010060 (1)[1], 0x400100A0 (1)[2], 0x40014020 (2)[0], 0x40014060 (2)[1], 0x400140A0 (2)[2], 0x40054020 (3)[0], 0x40054060 (3)[1], 0x400540A0 (3)[2]

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow Status (cleared on read)**

0: No counter overflow has occurred since the last read of the Status Register.

1: A counter overflow has occurred since the last read of the Status Register.

- **LOVRS: Load Overrun Status (cleared on read)**

0: Load overrun has not occurred since the last read of the Status Register or TC\_CM Rx.WAVE = 1.

1: RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if TC\_CM Rx.WAVE = 0.

- **CPAS: RA Compare Status (cleared on read)**

0: RA Compare has not occurred since the last read of the Status Register or TC\_CM Rx.WAVE = 0.

1: RA Compare has occurred since the last read of the Status Register, if TC\_CM Rx.WAVE = 1.

- **CPBS: RB Compare Status (cleared on read)**

0: RB Compare has not occurred since the last read of the Status Register or TC\_CM Rx.WAVE = 0.

1: RB Compare has occurred since the last read of the Status Register, if TC\_CM Rx.WAVE = 1.

- **CPCS: RC Compare Status (cleared on read)**

0: RC Compare has not occurred since the last read of the Status Register.

1: RC Compare has occurred since the last read of the Status Register.

- **LDRAS: RA Loading Status (cleared on read)**

0: RA Load has not occurred since the last read of the Status Register or TC\_CM Rx.WAVE = 1.

1: RA Load has occurred since the last read of the Status Register, if TC\_CM Rx.WAVE = 0.

- **LDRBS: RB Loading Status (cleared on read)**

0: RB Load has not occurred since the last read of the Status Register or TC\_CM Rx.WAVE = 1.

1: RB Load has occurred since the last read of the Status Register, if TC\_CM Rx.WAVE = 0.

- **ETRGS: External Trigger Status (cleared on read)**

0: External trigger has not occurred since the last read of the Status Register.

1: External trigger has occurred since the last read of the Status Register.

- **CLKSTA: Clock Enabling Status**

0: Clock is disabled.

1: Clock is enabled.

- **MTIOA: TIOA Mirror**

0: TIOA is low. If TC\_CMRx.WAVE = 0, this means that TIOA pin is low. If TC\_CMRx.WAVE = 1, this means that TIOA is driven low.

1: TIOA is high. If TC\_CMRx.WAVE = 0, this means that TIOA pin is high. If TC\_CMRx.WAVE = 1, this means that TIOA is driven high.

- **MTIOB: TIOB Mirror**

0: TIOB is low. If TC\_CMRx.WAVE = 0, this means that TIOB pin is low. If TC\_CMRx.WAVE = 1, this means that TIOB is driven low.

1: TIOB is high. If TC\_CMRx.WAVE = 0, this means that TIOB pin is high. If TC\_CMRx.WAVE = 1, this means that TIOB is driven high.



## 46.7.11 TC Interrupt Enable Register

**Name:** TC\_IERx [x=0..2]

**Address:** 0x4000C024 (0)[0], 0x4000C064 (0)[1], 0x4000C0A4 (0)[2], 0x40010024 (1)[0], 0x40010064 (1)[1], 0x400100A4 (1)[2], 0x40014024 (2)[0], 0x40014064 (2)[1], 0x400140A4 (2)[2], 0x40054024 (3)[0], 0x40054064 (3)[1], 0x400540A4 (3)[2]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**

0: No effect.

1: Enables the Counter Overflow Interrupt.

- **LOVRS: Load Overrun**

0: No effect.

1: Enables the Load Overrun Interrupt.

- **CPAS: RA Compare**

0: No effect.

1: Enables the RA Compare Interrupt.

- **CPBS: RB Compare**

0: No effect.

1: Enables the RB Compare Interrupt.

- **CPCS: RC Compare**

0: No effect.

1: Enables the RC Compare Interrupt.

- **LDRAS: RA Loading**

0: No effect.

1: Enables the RA Load Interrupt.

- **LDRBS: RB Loading**

0: No effect.

1: Enables the RB Load Interrupt.

- **ETRGS: External Trigger**

0: No effect.

1: Enables the External Trigger Interrupt.

## 46.7.12 TC Interrupt Disable Register

**Name:** TC\_IDRx [x=0..2]

**Address:** 0x4000C028 (0)[0], 0x4000C068 (0)[1], 0x4000C0A8 (0)[2], 0x40010028 (1)[0], 0x40010068 (1)[1], 0x400100A8 (1)[2], 0x40014028 (2)[0], 0x40014068 (2)[1], 0x400140A8 (2)[2], 0x40054028 (3)[0], 0x40054068 (3)[1], 0x400540A8 (3)[2]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**

0: No effect.

1: Disables the Counter Overflow Interrupt.

- **LOVRS: Load Overrun**

0: No effect.

1: Disables the Load Overrun Interrupt (if TC\_CMRx.WAVE = 0).

- **CPAS: RA Compare**

0: No effect.

1: Disables the RA Compare Interrupt (if TC\_CMRx.WAVE = 1).

- **CPBS: RB Compare**

0: No effect.

1: Disables the RB Compare Interrupt (if TC\_CMRx.WAVE = 1).

- **CPCS: RC Compare**

0: No effect.

1: Disables the RC Compare Interrupt.

- **LDRAS: RA Loading**

0: No effect.

1: Disables the RA Load Interrupt (if TC\_CMRx.WAVE = 0).

- **LDRBS: RB Loading**

0: No effect.

1: Disables the RB Load Interrupt (if TC\_CMRx.WAVE = 0).

- **ETRGS: External Trigger**

0: No effect.

1: Disables the External Trigger Interrupt.

### 46.7.13 TC Interrupt Mask Register

**Name:** TC\_IMRx [x=0..2]

**Address:** 0x4000C02C (0)[0], 0x4000C06C (0)[1], 0x4000C0AC (0)[2], 0x4001002C (1)[0], 0x4001006C (1)[1], 0x400100AC (1)[2], 0x4001402C (2)[0], 0x4001406C (2)[1], 0x400140AC (2)[2], 0x4005402C (3)[0], 0x4005406C (3)[1], 0x400540AC (3)[2]

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**

0: The Counter Overflow Interrupt is disabled.

1: The Counter Overflow Interrupt is enabled.

- **LOVRS: Load Overrun**

0: The Load Overrun Interrupt is disabled.

1: The Load Overrun Interrupt is enabled.

- **CPAS: RA Compare**

0: The RA Compare Interrupt is disabled.

1: The RA Compare Interrupt is enabled.

- **CPBS: RB Compare**

0: The RB Compare Interrupt is disabled.

1: The RB Compare Interrupt is enabled.

- **CPCS: RC Compare**

0: The RC Compare Interrupt is disabled.

1: The RC Compare Interrupt is enabled.

- **LDRAS: RA Loading**

0: The Load RA Interrupt is disabled.

1: The Load RA Interrupt is enabled.

- **LDRBS: RB Loading**

0: The Load RB Interrupt is disabled.

1: The Load RB Interrupt is enabled.

- **ETRGS: External Trigger**

0: The External Trigger Interrupt is disabled.

1: The External Trigger Interrupt is enabled.

#### 46.7.14 TC Extended Mode Register

**Name:** TC\_EMRx [x=0..2]

**Address:** 0x4000C030 (0)[0], 0x4000C070 (0)[1], 0x4000C0B0 (0)[2], 0x40010030 (1)[0], 0x40010070 (1)[1], 0x400100B0 (1)[2], 0x40014030 (2)[0], 0x40014070 (2)[1], 0x400140B0 (2)[2], 0x40054030 (3)[0], 0x40054070 (3)[1], 0x400540B0 (3)[2]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	NODIVCLK
7	6	5	4	3	2	1	0
–	–	TRIGSRCB		–	–	TRIGSRCA	

##### • TRIGSRCA: Trigger Source for Input A

Value	Name	Description
0	EXTERNAL_TIOAx	The trigger/capture input A is driven by external pin TIOAx
1	PWMx	The trigger/capture input A is driven internally by PWMx

##### • TRIGSRCB: Trigger Source for Input B

Value	Name	Description
0	EXTERNAL_TIOBx	The trigger/capture input B is driven by external pin TIOBx
1	PWMx	The trigger/capture input B is driven internally by the comparator output (see <a href="#">Figure 46-16</a> ) of the PWMx.

##### • NODIVCLK: No Divided Clock

0: The selected clock is defined by field TCCLKS in TC\_CMRx.

1: The selected clock is peripheral clock and TCCLKS field (TC\_CMRx) has no effect.

### 46.7.15 TC Block Control Register

**Name:** TC\_BCR

**Address:** 0x4000C0C0 (0), 0x400100C0 (1), 0x400140C0 (2), 0x400540C0 (3)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SYNC

- **SYNC: Synchro Command**

0: No effect.

1: Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.



## 46.7.16 TC Block Mode Register

**Name:** TC\_BMR

**Address:** 0x4000C0C4 (0), 0x400100C4 (1), 0x400140C4 (2), 0x400540C4 (3)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	MAXFILT	
23	22	21	20	19	18	17	16
MAXFILT				–	–	IDXPHB	SWAP
15	14	13	12	11	10	9	8
INVIDX	INVB	INVA	EDGPHA	QDTRANS	SPEEDEN	POSEN	QDEN
7	6	5	4	3	2	1	0
–	–	TC2XC2S		TC1XC1S		TC0XC0S	

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

### • TC0XC0S: External Clock Signal 0 Selection

Value	Name	Description
0	TCLK0	Signal connected to XC0: TCLK0
1	–	Reserved
2	TIOA1	Signal connected to XC0: TIOA1
3	TIOA2	Signal connected to XC0: TIOA2

### • TC1XC1S: External Clock Signal 1 Selection

Value	Name	Description
0	TCLK1	Signal connected to XC1: TCLK1
1	–	Reserved
2	TIOA0	Signal connected to XC1: TIOA0
3	TIOA2	Signal connected to XC1: TIOA2

### • TC2XC2S: External Clock Signal 2 Selection

Value	Name	Description
0	TCLK2	Signal connected to XC2: TCLK2
1	–	Reserved
2	TIOA0	Signal connected to XC2: TIOA0
3	TIOA1	Signal connected to XC2: TIOA1

### • QDEN: Quadrature Decoder Enabled

0: Disabled.

1: Enables the QDEC (filter, edge detection and quadrature decoding).

Quadrature decoding (direction change) can be disabled using QDTRANS bit.

One of the POSEN or SPEEDEN bits must be also enabled.

- **POSEN: Position Enabled**

0: Disable position.

1: Enables the position measure on channel 0 and 1.

- **SPEEDEN: Speed Enabled**

0: Disabled.

1: Enables the speed measure on channel 0, the time base being provided by channel 2.

- **QDTRANS: Quadrature Decoding Transparent**

0: Full quadrature decoding logic is active (direction change detected).

1: Quadrature decoding logic is inactive (direction change inactive) but input filtering and edge detection are performed.

- **EDGPHA: Edge on PHA Count Mode**

0: Edges are detected on PHA only.

1: Edges are detected on both PHA and PHB.

- **INVA: Inverted PHA**

0: PHA (TIOA0) is directly driving the QDEC.

1: PHA is inverted before driving the QDEC.

- **INVB: Inverted PHB**

0: PHB (TIOB0) is directly driving the QDEC.

1: PHB is inverted before driving the QDEC.

- **INVIDX: Inverted Index**

0: IDX (TIOA1) is directly driving the QDEC.

1: IDX is inverted before driving the QDEC.

- **SWAP: Swap PHA and PHB**

0: No swap between PHA and PHB.

1: Swap PHA and PHB internally, prior to driving the QDEC.

- **IDXPHB: Index Pin is PHB Pin**

0: IDX pin of the rotary sensor must drive TIOA1.

1: IDX pin of the rotary sensor must drive TIOB0.

- **MAXFILT: Maximum Filter**

1–63: Defines the filtering capabilities.

Pulses with a period shorter than MAXFILT+1 peripheral clock cycles are discarded.

### 46.7.17 TC QDEC Interrupt Enable Register

**Name:** TC\_QIER

**Address:** 0x4000C0C8 (0), 0x400100C8 (1), 0x400140C8 (2), 0x400540C8 (3)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	QERR	DIRCHG	IDX

- **IDX: Index**

0: No effect.

1: Enables the interrupt when a rising edge occurs on IDX input.

- **DIRCHG: Direction Change**

0: No effect.

1: Enables the interrupt when a change on rotation direction is detected.

- **QERR: Quadrature Error**

0: No effect.

1: Enables the interrupt when a quadrature error occurs on PHA, PHB.

## 46.7.18 TC QDEC Interrupt Disable Register

**Name:** TC\_QIDR

**Address:** 0x4000C0CC (0), 0x400100CC (1), 0x400140CC (2), 0x400540CC (3)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	QERR	DIRCHG	IDX

- **IDX: Index**

0: No effect.

1: Disables the interrupt when a rising edge occurs on IDX input.

- **DIRCHG: Direction Change**

0: No effect.

1: Disables the interrupt when a change on rotation direction is detected.

- **QERR: Quadrature Error**

0: No effect.

1: Disables the interrupt when a quadrature error occurs on PHA, PHB.

## 46.7.19 TC QDEC Interrupt Mask Register

**Name:** TC\_QIMR

**Address:** 0x4000C0D0 (0), 0x400100D0 (1), 0x400140D0 (2), 0x400540D0 (3)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	QERR	DIRCHG	IDX

- **IDX: Index**

0: The interrupt on IDX input is disabled.

1: The interrupt on IDX input is enabled.

- **DIRCHG: Direction Change**

0: The interrupt on rotation direction change is disabled.

1: The interrupt on rotation direction change is enabled.

- **QERR: Quadrature Error**

0: The interrupt on quadrature error is disabled.

1: The interrupt on quadrature error is enabled.

## 46.7.20 TC QDEC Interrupt Status Register

**Name:** TC\_QISR

**Address:** 0x4000C0D4 (0), 0x400100D4 (1), 0x400140D4 (2), 0x400540D4 (3)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	DIR
7	6	5	4	3	2	1	0
–	–	–	–	–	QERR	DIRCHG	IDX

- **IDX: Index**

0: No Index input change since the last read of TC\_QISR.

1: The IDX input has changed since the last read of TC\_QISR.

- **DIRCHG: Direction Change**

0: No change on rotation direction since the last read of TC\_QISR.

1: The rotation direction changed since the last read of TC\_QISR.

- **QERR: Quadrature Error**

0: No quadrature error since the last read of TC\_QISR.

1: A quadrature error occurred since the last read of TC\_QISR.

- **DIR: Direction**

Returns an image of the actual rotation direction.

## 46.7.21 TC Fault Mode Register

**Name:** TC\_FMR

**Address:** 0x4000C0D8 (0), 0x400100D8 (1), 0x400140D8 (2), 0x400540D8 (3)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	ENCF1	ENCF0

This register can only be written if the WPEN bit is cleared in the [TC Write Protection Mode Register](#).

- **ENCF0: Enable Compare Fault Channel 0**

0: Disables the FAULT output source (CPCS flag) from channel 0.

1: Enables the FAULT output source (CPCS flag) from channel 0.

- **ENCF1: Enable Compare Fault Channel 1**

0: Disables the FAULT output source (CPCS flag) from channel 1.

1: Enables the FAULT output source (CPCS flag) from channel 1.

## 46.7.22 TC Write Protection Mode Register

**Name:** TC\_WPMR

**Address:** 0x4000C0E4 (0), 0x400100E4 (1), 0x400140E4 (2), 0x400540E4 (3)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x54494D (“TIM” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x54494D (“TIM” in ASCII).

The Timer Counter clock of the first channel must be enabled to access this register.

See [Section 46.6.19 “Register Write Protection”](#) for a list of registers that can be write-protected and Timer Counter clock conditions.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x54494D	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



## 47. Pulse Width Modulation Controller (PWM)

### 47.1 Description

The Pulse Width Modulation Controller (PWM) generates output pulses on 4 channels independently according to parameters defined per channel. Each channel controls two complementary square output waveforms. Characteristics of the output waveforms such as period, duty-cycle, polarity and dead-times (also called dead-bands or non-overlapping times) are configured through the user interface. Each channel selects and uses one of the clocks provided by the clock generator. The clock generator provides several clocks resulting from the division of the PWM peripheral clock. External triggers can be managed to allow output pulses to be modified in real time.

All accesses to the PWM are made through registers mapped on the peripheral bus. All channels integrate a double buffering system in order to prevent an unexpected output waveform while modifying the period, the spread spectrum, the duty-cycle or the dead-times.

Channels can be linked together as synchronous channels to be able to update their duty-cycle or dead-times at the same time.

The update of duty-cycles of synchronous channels can be performed by the DMA Controller channel which offers buffer transfer without processor Intervention.

The PWM includes a spread-spectrum counter to allow a constantly varying period (only for Channel 0). This counter may be useful to minimize electromagnetic interference or to reduce the acoustic noise of a PWM driven motor.

The PWM provides 3 independent comparison units capable of comparing a programmed value to the counter of the synchronous channels (counter of channel 0). These comparisons are intended to generate software interrupts, to trigger pulses on the 8 independent event lines (in order to synchronize ADC conversions with a lot of flexibility independently of the PWM outputs) and to trigger DMA Controller transfer requests.

PWM outputs can be overridden synchronously or asynchronously to their channel counter.

The PWM provides a fault protection mechanism with 3 fault inputs, capable to detect a fault condition and to override the PWM outputs asynchronously (outputs forced to '0', '1' or Hi-Z).


For safety usage, some configuration registers are write-protected.

## 47.2 Embedded Characteristics

- 4 Channels
- Common Clock Generator Providing Thirteen Different Clocks
  - A Modulo n Counter Providing Eleven Clocks
  - Two Independent Linear Dividers Working on Modulo n Counter Outputs
- Independent Channels
  - Independent 16-bit Counter for Each Channel
  - Independent Complementary Outputs with 16-bit Dead-Time Generator (Also Called Dead-Band or Non-Overlapping Time) for Each Channel
  - Independent Push-Pull Mode for Each Channel
  - Independent Enable Disable Command for Each Channel
  - Independent Clock Selection for Each Channel
  - Independent Period, Duty-Cycle and Dead-Time for Each Channel
  - Independent Double Buffering of Period, Duty-Cycle and Dead-Times for Each Channel
  - Independent Programmable Selection of The Output Waveform Polarity for Each Channel, with Double Buffering
  - Independent Programmable Center- or Left-aligned Output Waveform for Each Channel
  - Independent Output Override for Each Channel
  - Independent Interrupt for Each Channel, at Each Period for Left-Aligned or Center-Aligned Configuration
  - Independent Update Time Selection of Double Buffering Registers (Polarity, Duty Cycle ) for Each Channel, at Each Period for Left-Aligned or Center-Aligned Configuration
- External Trigger Input Management (e.g., for DC/DC or Lighting Control)
  - External PWM Reset Mode
  - External PWM Start Mode
  - Cycle-By-Cycle Duty Cycle Mode
  - Leading-Edge Blanking
- 2 2-bit Gray Up/Down Channels for Stepper Motor Control
- Spread Spectrum Counter to Allow a Constantly Varying Duty Cycle (only for Channel 0)
- Synchronous Channel Mode
  - Synchronous Channels Share the Same Counter
  - Mode to Update the Synchronous Channels Registers after a Programmable Number of Periods
  - Synchronous Channels Supports Connection of one DMA Controller Channel Which Offers Buffer Transfer Without Processor Intervention To Update Duty-Cycle Registers
- 8 Independent Events Lines Intended to Synchronize ADC Conversions
  - Programmable delay for Events Lines to delay ADC measurements
- 3 Comparison Units Intended to Generate Interrupts, Pulses on Event Lines and DMA Controller Transfer Requests
- 3 Programmable Fault Inputs Providing an Asynchronous Protection of PWM Outputs
  - 3 User Driven through PIO Inputs
  - PMC Driven when Crystal Oscillator Clock Fails
  - ADC Controller Driven through Configurable Comparison Function
  - Analog Comparator Controller Driven
  - Timer/Counter Driven through Configurable Comparison Function
- Register Write Protection

## 47.3 Block Diagram

Figure 47-1. Pulse Width Modulation Controller Block Diagram



## 47.4 I/O Lines Description

Each channel outputs two complementary external I/O lines.

Table 47-1. I/O Line Description

Name	Description	Type
PWMHx	PWM Waveform Output High for channel x	Output
PWMLx	PWM Waveform Output Low for channel x	Output
PWMF <sub>x</sub>	PWM Fault Input x	Input
PWMTRG <sub>y</sub>	PWM Trigger Input y	Input

## 47.5 Product Dependencies

### 47.5.1 I/O Lines

The pins used for interfacing the PWM are multiplexed with PIO lines. The programmer must first program the PIO controller to assign the desired PWM pins to their peripheral function. If I/O lines of the PWM are not used by the application, they can be used for other purposes by the PIO controller.

All of the PWM outputs may or may not be enabled. If an application requires only four channels, then only four PIO lines will be assigned to PWM outputs.

Table 47-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
PWM0	PWMC0_PWMEXTRG0	PA10	B
PWM0	PWMC0_PWMEXTRG1	PA22	B
PWM0	PWMC0_PWMFI0	PA9	C
PWM0	PWMC0_PWMFI1	PD8	B
PWM0	PWMC0_PWMFI2	PD9	B
PWM0	PWMC0_PWMH0	PA0	A
PWM0	PWMC0_PWMH0	PA11	B
PWM0	PWMC0_PWMH0	PA23	B
PWM0	PWMC0_PWMH0	PB0	A
PWM0	PWMC0_PWMH0	PD11	B
PWM0	PWMC0_PWMH0	PD20	A
PWM0	PWMC0_PWMH1	PA2	A
PWM0	PWMC0_PWMH1	PA12	B
PWM0	PWMC0_PWMH1	PA24	B
PWM0	PWMC0_PWMH1	PB1	A
PWM0	PWMC0_PWMH1	PD21	A
PWM0	PWMC0_PWMH2	PA13	B
PWM0	PWMC0_PWMH2	PA25	B
PWM0	PWMC0_PWMH2	PB4	B
PWM0	PWMC0_PWMH2	PC19	B
PWM0	PWMC0_PWMH2	PD22	A

**Table 47-2. I/O Lines**

PWM0	PWMC0_PWMH3	PA7	B
PWM0	PWMC0_PWMH3	PA14	B
PWM0	PWMC0_PWMH3	PA17	C
PWM0	PWMC0_PWMH3	PC13	B
PWM0	PWMC0_PWMH3	PC21	B
PWM0	PWMC0_PWMH3	PD23	A
PWM0	PWMC0_PWML0	PA1	A
PWM0	PWMC0_PWML0	PA19	B
PWM0	PWMC0_PWML0	PB5	B
PWM0	PWMC0_PWML0	PC0	B
PWM0	PWMC0_PWML0	PD10	B
PWM0	PWMC0_PWML0	PD24	A
PWM0	PWMC0_PWML1	PA20	B
PWM0	PWMC0_PWML1	PB12	A
PWM0	PWMC0_PWML1	PC1	B
PWM0	PWMC0_PWML1	PC18	B
PWM0	PWMC0_PWML1	PD25	A
PWM0	PWMC0_PWML2	PA16	C
PWM0	PWMC0_PWML2	PA30	A
PWM0	PWMC0_PWML2	PB13	A
PWM0	PWMC0_PWML2	PC2	B
PWM0	PWMC0_PWML2	PC20	B
PWM0	PWMC0_PWML2	PD26	A
PWM0	PWMC0_PWML3	PA15	C
PWM0	PWMC0_PWML3	PC3	B
PWM0	PWMC0_PWML3	PC15	B
PWM0	PWMC0_PWML3	PC22	B
PWM0	PWMC0_PWML3	PD27	A
PWM1	PWMC1_PWMEXTRG0	PA30	B
PWM1	PWMC1_PWMEXTRG1	PA18	A
PWM1	PWMC1_PWMFI0	PA21	C
PWM1	PWMC1_PWMFI1	PA26	D
PWM1	PWMC1_PWMFI2	PA28	D
PWM1	PWMC1_PWMH0	PA12	C
PWM1	PWMC1_PWMH0	PD1	B
PWM1	PWMC1_PWMH1	PA14	C
PWM1	PWMC1_PWMH1	PD3	B
PWM1	PWMC1_PWMH2	PA31	D

**Table 47-2. I/O Lines**

PWM1	PWMC1_PWMH2	PD5	B
PWM1	PWMC1_PWMH3	PA8	A
PWM1	PWMC1_PWMH3	PD7	B
PWM1	PWMC1_PWML0	PA11	C
PWM1	PWMC1_PWML0	PD0	B
PWM1	PWMC1_PWML1	PA13	C
PWM1	PWMC1_PWML1	PD2	B
PWM1	PWMC1_PWML2	PA23	D
PWM1	PWMC1_PWML2	PD4	B
PWM1	PWMC1_PWML3	PA5	A
PWM1	PWMC1_PWML3	PD6	B

### 47.5.2 Power Management

The PWM is not continuously clocked. The programmer must first enable the PWM clock in the Power Management Controller (PMC) before using the PWM. However, if the application does not require PWM operations, the PWM clock can be stopped when not needed and be restarted later. In this case, the PWM will resume its operations where it left off.

### 47.5.3 Interrupt Sources

The PWM interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the PWM interrupt requires the Interrupt Controller to be programmed first.

**Table 47-3. Peripheral IDs**

Instance	ID
PWM0	31
PWM1	60

### 47.5.4 Fault Inputs

The PWM has the fault inputs connected to the different modules. Please refer to the implementation of these modules within the product for detailed information about the fault generation procedure. The PWM receives faults from PIO inputs, the PMC, the ADC controller, the Analog Comparator Controller and Timer/Counters.

**Table 47-4. Fault Inputs**

Fault Generator	External PWM Fault Input Number	Polarity Level <sup>(1)</sup>	Fault Input ID
<b>PWM0</b>			
PA9	PWMC0_PWMFI0	User-defined	0
PD8	PWMC0_PWMFI1	User-defined	1
PD9	PWMC0_PWMFI2	User-defined	2
Main OSC (PMC)	–	To be configured to 1	3
AFEC0	–	To be configured to 1	4
AFEC1	–	To be configured to 1	5
ACC	–	To be configured to 1	6
Timer0	–	To be configured to 1	7
<b>PWM1</b>			
PA21	PWMC1_PWMFI0	User-defined	0
PA26	PWMC1_PWMFI1	User-defined	1
PA28	PWMC1_PWMFI2	User-defined	2
Main OSC (PMC)	–	To be configured to 1	3
AFEC0	–	To be configured to 1	4
AFEC1	–	To be configured to 1	5
ACC	–	To be configured to 1	6
Timer1	–	To be configured to 1	7

Note: 1. FPOL field in PWMC\_FMR.


## 47.6 Functional Description

The PWM controller is primarily composed of a clock generator module and 4 channels.

- Clocked by the peripheral clock, the clock generator module provides 13 clocks.
- Each channel can independently choose one of the clock generator outputs.
- Each channel generates an output waveform with attributes that can be defined independently for each channel through the user interface registers.

### 47.6.1 PWM Clock Generator

Figure 47-2. Functional View of the Clock Generator Block Diagram



The PWM peripheral clock is divided in the clock generator module to provide different clocks available for all channels. Each channel can independently select one of the divided clocks.

The clock generator is divided into different blocks:

- a modulo n counter which provides 11 clocks:  $f_{\text{peripheral clock}}$ ,  $f_{\text{peripheral clock}}/2$ ,  $f_{\text{peripheral clock}}/4$ ,  $f_{\text{peripheral clock}}/8$ ,  $f_{\text{peripheral clock}}/16$ ,  $f_{\text{peripheral clock}}/32$ ,  $f_{\text{peripheral clock}}/64$ ,  $f_{\text{peripheral clock}}/128$ ,  $f_{\text{peripheral clock}}/256$ ,  $f_{\text{peripheral clock}}/512$ ,  $f_{\text{peripheral clock}}/1024$
- two linear dividers (1, 1/2, 1/3, ... 1/255) that provide two separate clocks: clkA and clkB

Each linear divider can independently divide one of the clocks of the modulo n counter. The selection of the clock to be divided is made according to the PREA (PREB) field of the PWM Clock register (PWM\_CLK). The resulting clock clkA (clkB) is the clock selected divided by DIVA (DIVB) field value.



After a reset of the PWM controller, DIVA (DIVB) and PREA (PREB) are set to '0'. This implies that after reset  $clkA$  ( $clkB$ ) are turned off.

At reset, all clocks provided by the modulo  $n$  counter are turned off except the peripheral clock. This situation is also true when the PWM peripheral clock is turned off through the Power Management Controller.


### CAUTION:

Before using the PWM controller, the programmer must first enable the peripheral clock in the Power Management Controller (PMC).

## 47.6.2 PWM Channel

### 47.6.2.1 Channel Block Diagram

Figure 47-3. Functional View of the Channel Block Diagram



Each of the 4 channels is composed of six blocks:

- A clock selector which selects one of the clocks provided by the clock generator (described in [Section 47.6.1 "PWM Clock Generator"](#)).
- A counter clocked by the output of the clock selector. This counter is incremented or decremented according to the channel configuration and comparators matches. The size of the counter is 16 bits.
- A comparator used to compute the OCx output waveform according to the counter value and the configuration. The counter value can be the one of the channel counter or the one of the channel 0 counter according to SYNCx bit in the [PWM Sync Channels Mode Register \(PWM\\_SCM\)](#).
- A 2-bit configurable gray counter enables the stepper motor driver. One gray counter drives 2 channels.
- A dead-time generator providing two complementary outputs (DTHx/DTOLx) which allows to drive external power control switches safely.
- An output override block that can force the two complementary outputs to a programmed value (OOHx/OOOLx).
- An asynchronous fault protection mechanism that has the highest priority to override the two complementary outputs (PWMHx/PWMLx) in case of fault detection (outputs forced to '0', '1' or Hi-Z).

## 47.6.2.2 Comparator

The comparator continuously compares its counter value with the channel period defined by CPRD in the [PWM Channel Period Register](#) (PWM\_CPRDx) and the duty-cycle defined by CDTY in the [PWM Channel Duty Cycle Register](#) (PWM\_CDTYx) to generate an output signal OCx accordingly.

The different properties of the waveform of the output OCx are:

- the **clock selection**. The channel counter is clocked by one of the clocks provided by the clock generator described in the previous section. This channel parameter is defined in the CPRE field of the [PWM Channel Mode Register](#) (PWM\_CMRx). This field is reset at '0'.
- the **waveform period**. This channel parameter is defined in the CPRD field of the PWM\_CPRDx register. If the waveform is left-aligned, then the output waveform period depends on the counter source clock and can be calculated:

By using the PWM peripheral clock divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024), the resulting period formula will be:

$$\frac{(X \times CPRD)}{f_{\text{peripheral clock}}}$$

By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(X \times CPRD \times DIVA)}{f_{\text{peripheral clock}}} \text{ or}$$
$$\frac{(X \times CPRD \times DIVB)}{f_{\text{peripheral clock}}}$$

If the waveform is center-aligned then the output waveform period depends on the counter source clock and can be calculated:

By using the PWM peripheral clock divided by an X given prescaler value

(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{f_{\text{peripheral clock}}}$$

By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times X \times CPRD \times DIVA)}{f_{\text{peripheral clock}}} \text{ or}$$
$$\frac{(2 \times X \times CPRD \times DIVB)}{f_{\text{peripheral clock}}}$$

- the **waveform duty-cycle**. This channel parameter is defined in the CDTY field of the PWM\_CDTYx register.

If the waveform is left-aligned then:

$$\text{duty cycle} = \frac{(\text{period} - 1/f_{\text{channel\_x\_clock}} \times CDTY)}{\text{period}}$$

If the waveform is center-aligned, then:


$$\text{duty cycle} = \frac{((\text{period}/2) - 1/f_{\text{channel\_x\_clock}} \times CDTY)}{(\text{period}/2)}$$

- the **waveform polarity**. At the beginning of the period, the signal can be at high or low level. This property is defined in the CPOL bit of the PWM\_CMRx. By default the signal starts by a low level. The DPOLI bit in

PWM\_CMRx defines the PWM polarity when the channel is disabled ( $CHIDx = 0$  in PWM\_SR). For more details, see [Figure 47-5 “Waveform Properties”](#).

- DPOLI = 0: PWM polarity when the channel is disabled is the same as the one defined for the beginning of the PWM period.
- DPOLI = 1: PWM polarity when the channel is disabled is inverted compared to the one defined for the beginning of the PWM period.
- the **waveform alignment**. The output waveform can be left or center-aligned. Center-aligned waveforms can be used to generate non-overlapped waveforms. This property is defined in the CALG bit of the PWM\_CMRx. The default mode is left-aligned.

**Figure 47-4. Non-Overlapped Center-Aligned Waveforms**



Note: 1. See [Figure 47-5 “Waveform Properties”](#) for a detailed description of center-aligned waveforms.

When center-aligned, the channel counter increases up to CPRD and decreases down to 0. This ends the period.

When left-aligned, the channel counter increases up to CPRD and is reset. This ends the period.

Thus, for the same CPRD value, the period for a center-aligned channel is twice the period for a left-aligned channel.

Waveforms are fixed at 0 when:

- CDTY = CPRD and CPOL = 0 (Note that if TRGMODE = MODE3, the PWM waveform switches to 1 at the external trigger event (see [Section 47.6.5.3 “Cycle-By-Cycle Duty Mode”](#))).
- CDTY = 0 and CPOL = 1

Waveforms are fixed at 1 (once the channel is enabled) when:

- CDTY = 0 and CPOL = 0
- CDTY = CPRD and CPOL = 1 (Note that if TRGMODE = MODE3, the PWM waveform switches to 0 at the external trigger event (see [Section 47.6.5.3 “Cycle-By-Cycle Duty Mode”](#))).


The waveform polarity must be set before enabling the channel. This immediately affects the channel output level.

Modifying CPOL in [PWM Channel Mode Register](#) while the channel is enabled can lead to an unexpected behavior of the device being driven by PWM.

In addition to generating the output signals OCx, the comparator generates interrupts depending on the counter value. When the output waveform is left-aligned, the interrupt occurs at the end of the counter period. When the output waveform is center-aligned, the bit CES of PWM\_CMRx defines when the channel counter interrupt occurs. If CES is set to ‘0’, the interrupt occurs at the end of the counter period. If CES is set to ‘1’, the interrupt occurs at the end of the counter period and at half of the counter period.

[Figure 47-5 “Waveform Properties”](#) illustrates the counter interrupts depending on the configuration.

**Figure 47-5. Waveform Properties**




### 47.6.2.3 Trigger Selection for Timer Counter

The PWM controller can be used as a trigger source for the Timer Counter (TC) to achieve the two application examples described below.

## Delay Measurement

To measure the delay between the channel x comparator output (OCx) and the feedback from the bridge driver of the MOSFETs (see [Figure 47-6 “Triggering the TC: Delay Measurement”](#)), the bit TCTS in the [PWM Channel Mode Register](#) must be at 0. This defines the comparator output of the channel x as the TC trigger source. The TIOB trigger (TC internal input) is used to start the TC; the TIOA input (from PAD) is used to capture the delay.




**Figure 47-6. Triggering the TC: Delay Measurement**



## Cumulated ON Time Measurement

To measure the cumulated “ON” time of MOSFETs (see [Figure 47-7 “Triggering the TC: Cumulated “ON” Time Measurement”](#)), the bit TCTS of the [PWM Channel Mode Register](#) must be set to 1 to define the counter event (see [Figure 47-5 “Waveform Properties”](#)) as the Timer Counter trigger source.

**Figure 47-7. Triggering the TC: Cumulated “ON” Time Measurement**




#### 47.6.2.4 2-bit Gray Up/Down Counter for Stepper Motor

A pair of channels may provide a 2-bit gray count waveform on two outputs. Dead-time generator and other downstream logic can be configured on these channels.

Up or down count mode can be configured on-the-fly by means of PWM\_SMMR configuration registers.

When GCEN0 is set to '1', channels 0 and 1 outputs are driven with gray counter.

**Figure 47-8. 2-bit Gray Up/Down Counter**




#### 47.6.2.5 Dead-Time Generator

The dead-time generator uses the comparator output OCx to provide the two complementary outputs DTOHx and DTOLx, which allows the PWM macrocell to drive external power control switches safely. When the dead-time generator is enabled by setting the bit DTE to 1 or 0 in the [PWM Channel Mode Register](#) (PWM\_CMRx), dead-times (also called dead-bands or non-overlapping times) are inserted between the edges of the two complementary outputs DTOHx and DTOLx. Note that enabling or disabling the dead-time generator is allowed only if the channel is disabled.

The dead-time is adjustable by the [PWM Channel Dead Time Register](#) (PWM\_DT<sub>x</sub>). Both outputs of the dead-time generator can be adjusted separately by DTH and DTL. The dead-time values can be updated synchronously to the PWM period by using the [PWM Channel Dead Time Update Register](#) (PWM\_DTUPD<sub>x</sub>).

The dead-time is based on a specific counter which uses the same selected clock that feeds the channel counter of the comparator. Depending on the edge and the configuration of the dead-time, DTOHx and DTOLx are delayed until the counter has reached the value defined by DTH or DTL. An inverted configuration bit (DTHI and DTLI bit in the PWM\_CMRx) is provided for each output to invert the dead-time outputs. The following figure shows the waveform of the dead-time generator.

**Figure 47-9. Complementary Output Waveforms**




### PWM Push-Pull Mode


When a PWM channel is configured in push-pull mode, the dead-time generator output is managed alternately on each PWM cycle. The polarity of the PWM line during the idle state of the push-pull mode is defined by the DPOLI bit in the [PWM Channel Mode Register](#) (PWM\_CMRx). The push-pull mode can be enabled separately on each channel by writing a one to the bit PPM in the [PWM Channel Mode Register](#).




**Figure 47-10. PWM Push-Pull Mode**



**Figure 47-11. PWM Push-Pull Waveforms: Left-Aligned Mode**




**Figure 47-12. PWM Push-Pull Waveforms: Center-Aligned Mode**




The PWM push-pull mode can be useful in transformer-based power converters, such as a half-bridge converter. The push-pull mode prevents the transformer core from being saturated by any direct current.

**Figure 47-13. Half-Bridge Converter Application: No Feedback Regulation**



**PWM Configuration Example 1**  
 PPM (PWM\_CMRx) = 1  
 CPOL (PWM\_CMRx) = 0  
 DPOLI (PWM\_CMRx) = 0



**PWM Configuration Example 2**  
 PPM (PWM\_CMRx) = 1  
 CPOL (PWM\_CMRx) = 1  
 DPOLI (PWM\_CMRx) = 1






Figure 47-14. Half-Bridge Converter Application: Feedback Regulation




PWM Configuration  
 PPM (PWM\_CMRx) = 1  
 CPOL (PWM\_CMRx) = 1  
 DPOLI (PWM\_CMRx) = 1  
 MODE(PWM\_ETRGx) = 3



#### 47.6.2.6 Output Override

The two complementary outputs DTOHx and DTOLx of the dead-time generator can be forced to a value defined by the software.

**Figure 47-15. Override Output Selection**



The fields OSHx and OSLx in the [PWM Output Selection Register](#) (PWM\_OS) allow the outputs of the dead-time generator DTOHx and DTOLx to be overridden by the value defined in the fields OOVHx and OOVLx in the [PWM Output Override Value Register](#) (PWM\_OOV).

The set registers [PWM Output Selection Set Register](#) (PWM\_OSS) and [PWM Output Selection Set Update Register](#) (PWM\_OSSUPD) enable the override of the outputs of a channel regardless of other channels. In the same way, the clear registers [PWM Output Selection Clear Register](#) (PWM\_OSC) and [PWM Output Selection Clear Update Register](#) (PWM\_OSCUPD) disable the override of the outputs of a channel regardless of other channels.

By using buffer registers PWM\_OSSUPD and PWM\_OSCUPD, the output selection of PWM outputs is done synchronously to the channel counter, at the beginning of the next PWM period.

By using registers PWM\_OSS and PWM\_OSC, the output selection of PWM outputs is done asynchronously to the channel counter, as soon as the register is written.


The value of the current output selection can be read in PWM\_OS.

While overriding PWM outputs, the channel counters continue to run, only the PWM outputs are forced to user defined values.

### 47.6.2.7 Fault Protection

3 inputs provide fault protection which can force any of the PWM output pairs to a programmable value. This mechanism has priority over output overriding.

Figure 47-16. Fault Protection



The polarity level of the fault inputs is configured by the FPOL field in the [PWM Fault Mode Register \(PWM\\_FMR\)](#). For fault inputs coming from internal peripherals such as ADC or Timer Counter, the polarity level must be FPOL = 1. For fault inputs coming from external GPIO pins the polarity level depends on the user's implementation.

The configuration of the Fault Activation mode (FMOD field in PWM\_FMR) depends on the peripheral generating the fault. If the corresponding peripheral does not have "Fault Clear" management, then the FMOD configuration to use must be FMOD = 1, to avoid spurious fault detection. Refer to the corresponding peripheral documentation for details on handling fault generation.

Fault inputs may or may not be glitch-filtered depending on the FFIL field in the PWM\_FMR. When the filter is activated, glitches on fault inputs with a width inferior to the PWM peripheral clock period are rejected.

A fault becomes active as soon as its corresponding fault input has a transition to the programmed polarity level. If the corresponding bit FMOD is set to '0' in the PWM\_FMR, the fault remains active as long as the fault input is at this polarity level. If the corresponding FMOD field is set to '1', the fault remains active until the fault input is no longer at this polarity level and until it is cleared by writing the corresponding bit FCLR in the [PWM Fault Clear Register \(PWM\\_FCR\)](#). In the [PWM Fault Status Register \(PWM\\_FSR\)](#), the field FIV indicates the current level of the fault inputs and the field FIS indicates whether a fault is currently active.

Each fault can be taken into account or not by the fault protection mechanism in each channel. To be taken into account in the channel x, the fault y must be enabled by the bit FPEx[y] in the PWM Fault Protection Enable

registers (PWM\_FPE1). However, synchronous channels (see [Section 47.6.2.9 “Synchronous Channels”](#)) do not use their own fault enable bits, but those of the channel 0 (bits FPE0[y]).

The fault protection on a channel is triggered when this channel is enabled and when any one of the faults that are enabled for this channel is active. It can be triggered even if the PWM peripheral clock is not running but only by a fault input that is not glitch-filtered.

When the fault protection is triggered on a channel, the fault protection mechanism resets the counter of this channel and forces the channel outputs to the values defined by the fields FPVHx and FPVLx in the [PWM Fault Protection Value Register 1 \(PWM\\_FPV\)](#) and fields FPZHx/FPZLx in the [PWM Fault Protection Value Register 2](#), as shown in [Table 47-5](#). The output forcing is made asynchronously to the channel counter.

**Table 47-5. Forcing Values of PWM Outputs by Fault Protection**

FPZH/Lx	FPVH/Lx	Forcing Value of PWMH/Lx
0	0	0
0	1	1
1	–	High impedance state (Hi-Z)

**CAUTION:**

- To prevent any unexpected activation of the status flag FSy in the PWM\_FSR, the FMOdy bit can be set to ‘1’ only if the FPOLy bit has been previously configured to its final value.
- To prevent any unexpected activation of the Fault Protection on the channel x, the bit FPEx[y] can be set to ‘1’ only if the FPOLy bit has been previously configured to its final value.

If a comparison unit is enabled (see [Section 47.6.3 “PWM Comparison Units”](#)) and if a fault is triggered in the channel 0, then the comparison cannot match.

As soon as the fault protection is triggered on a channel, an interrupt (different from the interrupt generated at the end of the PWM period) can be generated but only if it is enabled and not masked. The interrupt is reset by reading the interrupt status register, even if the fault which has caused the trigger of the fault protection is kept active.

**Recoverable Fault**

The PWM provides a recoverable fault mode on fault 1 and 2 (see [Figure 47-16](#)).

The recoverable fault signal is an internal signal generated as soon as an external trigger event occurs (see [Section 47.6.5 “PWM External Trigger Mode”](#)).

When the fault 1 or 2 is defined as a recoverable fault, the corresponding fault input pin is ignored and bits FFIL1/2, FMOD1/2 and FFIL1/2 are not taken into account.

When PWM\_ETRG1.RFEN = 1 and PWM\_ETRG1.TRGMODE ≠ 0, the fault 1 is managed as a recoverable fault by the PWMTRG1 input trigger.

When PWM\_ETRG2.RFEN = 1 and PWM\_ETRG1.TRGMODE ≠ 0, the fault 2 is managed as a recoverable fault by the PWMTRG2 input trigger.


Recoverable fault 1 and 2 can be taken into account by all channels by enabling the bit FPEx[1/2] in the PWM Fault Protection Enable registers (PWM\_FPEx). However the synchronous channels (see [Section 47.6.2.9 “Synchronous Channels”](#)) do not use their own fault enable bits, but those of the channel 0 (bits FPE0[1/2]).

When a recoverable fault is triggered, the PWM counter of the affected channels is not cleared (unlike in the classic fault protection mechanism) but the channel outputs are forced to the values defined by the fields FPVHx and FPVLx in the [PWM Fault Protection Value Register 1 \(PWM\\_FPV\)](#), according to [Table 47-5 “Forcing Values of PWM Outputs by Fault Protection”](#). The output forcing is made asynchronously to the channel counter and lasts from the recoverable fault occurrence to the end of the next PWM cycle (if the recoverable fault is no longer present) (see [Figure 47-17 “Recoverable Fault Management”](#)).



The recoverable fault does not trigger an interrupt. The Fault Status  $FSy$  (with  $y = 1$  or  $2$ ) is not reported in the **PWM Fault Status Register** when the fault  $y$  is a recoverable fault.

**Figure 47-17. Recoverable Fault Management**



### 47.6.2.8 Spread Spectrum Counter

The PWM macrocell includes a spread spectrum counter allowing the generation of a constantly varying duty cycle on the output PWM waveform (only for the channel 0). This feature may be useful to minimize electromagnetic interference or to reduce the acoustic noise of a PWM driven motor.

This is achieved by varying the effective period in a range defined by a spread spectrum value which is programmed by the field SPRD in the [PWM Spread Spectrum Register \(PWM\\_SSPR\)](#). The effective period of the output waveform is the value of the spread spectrum counter added to the programmed waveform period CPRD in the [PWM Channel Period Register \(PWM\\_CPRD0\)](#).


It will cause the effective period to vary from  $CPRD-SPRD$  to  $CPRD+SPRD$ . This leads to a constantly varying duty cycle on the PWM output waveform because the duty cycle value programmed is unchanged.

The value of the spread spectrum counter can change in two ways depending on the bit SPRDM in the PWM\_SSPR.

If  $SPRDM = 0$ , the mode TRIANGULAR is selected. The spread spectrum counter starts to count from  $-SPRD$  when the channel 0 is enabled or after reset and counts upwards at each period of the channel counter. When it reaches  $SPRD$ , it restarts to count from  $-SPRD$  again.

If  $SPRDM = 1$ , the mode RANDOM is selected. A new random value is assigned to the spread spectrum counter at each period of the channel counter. This random value is between  $-SPRD$  and  $+SPRD$  and is uniformly distributed.

**Figure 47-18. Spread Spectrum Counter**



### 47.6.2.9 Synchronous Channels

Some channels can be linked together as synchronous channels. They have the same source clock, the same period, the same alignment and are started together. In this way, their counters are synchronized together.

The synchronous channels are defined by the SYNCx bits in the [PWM Sync Channels Mode Register \(PWM\\_SCM\)](#). Only one group of synchronous channels is allowed.

When a channel is defined as a synchronous channel, the channel 0 is also automatically defined as a synchronous channel. This is because the channel 0 counter configuration is used by all the synchronous channels.

If a channel x is defined as a synchronous channel, the fields/bits for the channel 0 are used instead of those of channel x:

- CPRE in PWM\_CMRO instead of CPRE in PWM\_CMRx (same source clock)
- CPRD in PWM\_CPRD0 instead of CPRD in PWM\_CPRDx (same period)

- CALG in PWM\_CMRO instead of CALG in PWM\_CMRx (same alignment)

Modifying the fields CPRE, CPRD and CALG of for channels with index greater than 0 has no effect on output waveforms.

Because counters of synchronous channels must start at the same time, they are all enabled together by enabling the channel 0 (by the CHID0 bit in PWM\_ENA register). In the same way, they are all disabled together by disabling channel 0 (by the CHID0 bit in PWM\_DIS register). However, a synchronous channel x different from channel 0 can be enabled or disabled independently from others (by the CHIDx bit in PWM\_ENA and PWM\_DIS registers).

Defining a channel as a synchronous channel while it is an asynchronous channel (by writing the bit SYNCx to '1' while it was at '0') is allowed only if the channel is disabled at this time (CHIDx = 0 in PWM\_SR). In the same way, defining a channel as an asynchronous channel while it is a synchronous channel (by writing the SYNCx bit to '0' while it was '1') is allowed only if the channel is disabled at this time.

The field UPDM (Update Mode) in the PWM\_SCM register selects one of the three methods to update the registers of the synchronous channels:

- Method 1 (UPDM = 0): The period value, the duty-cycle values and the dead-time values must be written by the processor in their respective update registers (respectively PWM\_CPRDUPDx, PWM\_CDTYUPDx and PWM\_DTUPDx). The update is triggered at the next PWM period as soon as the bit UPDULOCK in the [PWM Sync Channels Update Control Register \(PWM\\_SCUC\)](#) is set to '1' (see ["Method 1: Manual write of duty-cycle values and manual trigger of the update"](#) on page 1428).
- Method 2 (UPDM = 1): The period value, the duty-cycle values, the dead-time values and the update period value must be written by the processor in their respective update registers (respectively PWM\_CPRDUPDx, PWM\_CDTYUPDx and PWM\_DTUPD). The update of the period value and of the dead-time values is triggered at the next PWM period as soon as the bit UPDULOCK in the PWM\_SCUC register is set to '1'. The update of the duty-cycle values and the update period value is triggered automatically after an update period defined by the field UPR in the [PWM Sync Channels Update Period Register \(PWM\\_SCUP\)](#) (see ["Method 2: Manual write of duty-cycle values and automatic trigger of the update"](#) on page 1428).
- Method 3 (UPDM = 2): Same as Method 2 apart from the fact that the duty-cycle values of ALL synchronous channels are written by the DMA Controller (see ["Method 3: Automatic write of duty-cycle values and automatic trigger of the update"](#) on page 1430). The user can choose to synchronize the DMA Controller transfer request with a comparison match (see [Section 47.6.3 "PWM Comparison Units"](#)), by the fields PTRM and PTRCS in the PWM\_SCM register. The DMA destination address must be configured to access only the [PWM DMA Register \(PWM\\_DMAR\)](#). The DMA buffer data structure must consist of sequentially repeated duty cycles. The number of duty cycles in each sequence corresponds to the number of synchronized channels. Duty cycles in each sequence must be ordered from the lowest to the highest channel index. The size of the duty cycle is 16 bits.

**Table 47-6. Summary of the Update of Registers of Synchronous Channels**

Register	UPDM = 0	UPDM = 1	UPDM = 2
Period Value (PWM_CPRDUPDx)	Write by the processor		
	Update is triggered at the next PWM period as soon as the bit UPDULOCK is set to '1'		
Dead-Time Values (PWM_DTUPDx)	Write by the processor		
	Update is triggered at the next PWM period as soon as the bit UPDULOCK is set to '1'		

**Table 47-6. Summary of the Update of Registers of Synchronous Channels (Continued)**

Register	UPDM = 0	UPDM = 1	UPDM = 2
Duty-Cycle Values (PWM_CDTYUPDx)	Write by the processor	Write by the processor	Write by the DMA Controller
	Update is triggered at the next PWM period as soon as the bit UPDULOCK is set to '1'	Update is triggered at the next PWM period as soon as the update period counter has reached the value UPR	
Update Period Value (PWM_SCUPUPD)	Not applicable	Write by the processor	
	Not applicable	Update is triggered at the next PWM period as soon as the update period counter has reached the value UPR	

**Method 1: Manual write of duty-cycle values and manual trigger of the update**

In this mode, the update of the period value, the duty-cycle values and the dead-time values must be done by writing in their respective update registers with the processor (respectively PWM\_CPRDUPDx, PWM\_CDTYUPDx and PWM\_DTUPDx).

To trigger the update, the user must use the bit UPDULOCK in the PWM\_SCUC register which allows to update synchronously (at the same PWM period) the synchronous channels:


- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.

After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

Sequence for Method 1:

1. Select the manual write of duty-cycle values and the manual update by setting the UPDM field to '0' in the PWM\_SCM register
2. Define the synchronous channels by the SYNCx bits in the PWM\_SCM register.
3. Enable the synchronous channels by writing CHID0 in the PWM\_ENA register.
4. If an update of the period value and/or the duty-cycle values and/or the dead-time values is required, write registers that need to be updated (PWM\_CPRDUPDx, PWM\_CDTYUPDx and PWM\_DTUPDx).
5. Set UPDULOCK to '1' in PWM\_SCUC.
6. The update of the registers will occur at the beginning of the next PWM period. When the UPDULOCK bit is reset, go to [Step 4.](#) for new values.

**Figure 47-19. Method 1 (UPDM = 0)**



**Method 2: Manual write of duty-cycle values and automatic trigger of the update**

In this mode, the update of the period value, the duty-cycle values, the dead-time values and the update period value must be done by writing in their respective update registers with the processor (respectively PWM\_CPRDUPDx, PWM\_CDTYUPDx, PWM\_DTUPDx and PWM\_SCUPUPD).

To trigger the update of the period value and the dead-time values, the user must use the bit UPDULOCK in the PWM\_SCUC register, which updates synchronously (at the same PWM period) the synchronous channels:

- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.

After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

The update of the duty-cycle values and the update period is triggered automatically after an update period.

To configure the automatic update, the user must define a value for the update period by the UPR field in the PWM\_SCUP register. The PWM controller waits UPR+1 period of synchronous channels before updating automatically the duty values and the update period value.

The status of the duty-cycle value write is reported in the [PWM Interrupt Status Register 2 \(PWM\\_ISR2\)](#) by the following flags:


- WRDY: this flag is set to '1' when the PWM Controller is ready to receive new duty-cycle values and a new update period value. It is reset to '0' when the PWM\_ISR2 register is read.

Depending on the interrupt mask in the [PWM Interrupt Mask Register 2 \(PWM\\_IMR2\)](#), an interrupt can be generated by these flags.

Sequence for Method 2:

1. Select the manual write of duty-cycle values and the automatic update by setting the field UPDM to '1' in the PWM\_SCM register
2. Define the synchronous channels by the bits SYNCx in the PWM\_SCM register.
3. Define the update period by the field UPR in the PWM\_SCUP register.
4. Enable the synchronous channels by writing CHID0 in the PWM\_ENA register.
5. If an update of the period value and/or of the dead-time values is required, write registers that need to be updated (PWM\_CPRDUPDx, PWM\_DTUPDx), else go to [Step 8](#).
6. Set UPDULOCK to '1' in PWM\_SCUC.
7. The update of these registers will occur at the beginning of the next PWM period. At this moment the bit UPDULOCK is reset, go to [Step 5](#). for new values.
8. If an update of the duty-cycle values and/or the update period is required, check first that write of new update values is possible by polling the flag WRDY (or by waiting for the corresponding interrupt) in the PWM\_ISR2.
9. Write registers that need to be updated (PWM\_CDTYUPDx, PWM\_SCUPUPD).
10. The update of these registers will occur at the next PWM period of the synchronous channels when the Update Period is elapsed. Go to [Step 8](#). for new values.

**Figure 47-20. Method 2 (UPDM = 1)**



### Method 3: Automatic write of duty-cycle values and automatic trigger of the update

In this mode, the update of the duty cycle values is made automatically by the DMA Controller. The update of the period value, the dead-time values and the update period value must be done by writing in their respective update registers with the processor (respectively PWM\_CPRDUPDx, PWM\_DTUPDx and PWM\_SCUPUPD).

To trigger the update of the period value and the dead-time values, the user must use the bit UPDULOCK which allows to update synchronously (at the same PWM period) the synchronous channels:

- If the bit UPDULOCK is set to '1', the update is done at the next PWM period of the synchronous channels.
- If the UPDULOCK bit is not set to '1', the update is locked and cannot be performed.

After writing the UPDULOCK bit to '1', it is held at this value until the update occurs, then it is read 0.

The update of the duty-cycle values and the update period value is triggered automatically after an update period.

To configure the automatic update, the user must define a value for the Update Period by the field UPR in the PWM\_SCUP register. The PWM controller waits UPR+1 periods of synchronous channels before updating automatically the duty values and the update period value.

Using the DMA Controller removes processor overhead by reducing its intervention during the transfer. This significantly reduces the number of clock cycles required for a data transfer, which improves microcontroller performance.

The DMA Controller must write the duty-cycle values in the synchronous channels index order. For example if the channels 0, 1 and 3 are synchronous channels, the DMA Controller must write the duty-cycle of the channel 0 first, then the duty-cycle of the channel 1, and finally the duty-cycle of the channel 3.

The status of the DMA Controller transfer is reported in the PWM\_ISR2 by the following flags:


- WRDY: this flag is set to '1' when the PWM Controller is ready to receive new duty-cycle values and a new update period value. It is reset to '0' when the PWM\_ISR2 is read. The user can choose to synchronize the WRDY flag and the DMA Controller transfer request with a comparison match (see [Section 47.6.3 "PWM Comparison Units"](#)), by the fields PTRM and PTRCS in the PWM\_SCM register.
- UNRE: this flag is set to '1' when the update period defined by the UPR field has elapsed while the whole data has not been written by the DMA Controller. It is reset to '0' when the PWM\_ISR2 is read.

Depending on the interrupt mask in the PWM\_IMR2, an interrupt can be generated by these flags.


Sequence for Method 3:

1. Select the automatic write of duty-cycle values and automatic update by setting the field UPDM to 2 in the PWM\_SCM register.
2. Define the synchronous channels by the bits SYNCx in the PWM\_SCM register.
3. Define the update period by the field UPR in the PWM\_SCUP register.
4. Define when the WRDY flag and the corresponding DMA Controller transfer request must be set in the update period by the PTRM bit and the PTRCS field in the PWM\_SCM register (at the end of the update period or when a comparison matches).
5. Define the DMA Controller transfer settings for the duty-cycle values and enable it in the DMA Controller registers
6. Enable the synchronous channels by writing CHID0 in the PWM\_ENA register.
7. If an update of the period value and/or of the dead-time values is required, write registers that need to be updated (PWM\_CPRDUPDx, PWM\_DTUPDx), else go to [Step 10](#).
8. Set UPDULOCK to '1' in PWM\_SCUC.
9. The update of these registers will occur at the beginning of the next PWM period. At this moment the bit UPDULOCK is reset, go to [Step 7](#). for new values.
10. If an update of the update period value is required, check first that write of a new update value is possible by polling the flag WRDY (or by waiting for the corresponding interrupt) in the PWM\_ISR2, else go to [Step 13](#).
11. Write the register that needs to be updated (PWM\_SCUPUPD).
12. The update of this register will occur at the next PWM period of the synchronous channels when the Update Period is elapsed. Go to [Step 10](#). for new values.
13. Wait for the DMA status flag indicating that the buffer transfer is complete. If the transfer has ended, define a new DMA transfer for new duty-cycle values. Go to [Step 5](#).

**Figure 47-21. Method 3 (UPDM = 2 and PTRM = 0)**



**Figure 47-22. Method 3 (UPDM = 2 and PTRM = 1 and PTRCS = 0)**



#### 47.6.2.10 Update Time for Double-Buffering Registers

All channels integrate a double-buffering system in order to prevent an unexpected output waveform while modifying the period, the spread spectrum value, the polarity, the duty-cycle, the dead-times, the output override, and the synchronous channels update period.

This double-buffering system comprises the following update registers:

- [PWM Sync Channels Update Period Update Register](#)
- [PWM Output Selection Set Update Register](#)
- [PWM Output Selection Clear Update Register](#)
- [PWM Spread Spectrum Update Register](#)
- [PWM Channel Duty Cycle Update Register](#)
- [PWM Channel Period Update Register](#)
- [PWM Channel Dead Time Update Register](#)
- [PWM Channel Mode Update Register](#)

When one of these update registers is written to, the write is stored, but the values are updated only at the next PWM period border. In left-aligned mode (CALG = 0), the update occurs when the channel counter reaches the period value CPRD. In center-aligned mode, the update occurs when the channel counter value is decremented and reaches the 0 value.

In center-aligned mode, it is possible to trigger the update of the polarity and the duty-cycle at the next half period border. This mode concerns the following update registers:

- [PWM Channel Duty Cycle Update Register](#)
- [PWM Channel Mode Update Register](#)


The update occurs at the first half period following the write of the update register (either when the channel counter value is incrementing and reaches the period value CPRD, or when the channel counter value is decrementing and reaches the 0 value). To activate this mode, the user must write a one to the bit UPDS in the [PWM Channel Mode Register](#).



### 47.6.3 PWM Comparison Units

The PWM provides 3 independent comparison units able to compare a programmed value with the current value of the channel 0 counter (which is the channel counter of all synchronous channels, [Section 47.6.2.9 “Synchronous Channels”](#)). These comparisons are intended to generate pulses on the event lines (used to synchronize ADC, see [Section 47.6.4 “PWM Event Lines”](#)), to generate software interrupts and to trigger DMA Controller transfer requests for the synchronous channels (see [“Method 3: Automatic write of duty-cycle values and automatic trigger of the update”](#) on page 1430).

**Figure 47-23. Comparison Unit Block Diagram**



The comparison x matches when it is enabled by the bit CEN in the [PWM Comparison x Mode Register](#) (PWM\_CMPMx for the comparison x) and when the counter of the channel 0 reaches the comparison value defined by the field CV in [PWM Comparison x Value Register](#) (PWM\_CMPVx for the comparison x). If the counter of the channel 0 is center-aligned (CALG = 1 in [PWM Channel Mode Register](#)), the bit CVM in PWM\_CMPVx defines if the comparison is made when the counter is counting up or counting down (in left alignment mode CALG = 0, this bit is useless).

If a fault is active on the channel 0, the comparison is disabled and cannot match (see [Section 47.6.2.7 “Fault Protection”](#)).

The user can define the periodicity of the comparison x by the fields CTR and CPR in PWM\_CMPMx. The comparison is performed periodically once every CPR+1 periods of the counter of the channel 0, when the value of the comparison period counter CPRCNT in PWM\_CMPMx reaches the value defined by CTR. CPR is the maximum value of the comparison period counter CPRCNT. If CPR = CTR = 0, the comparison is performed at each period of the counter of the channel 0.

The comparison x configuration can be modified while the channel 0 is enabled by using the [PWM Comparison x Mode Update Register](#) (PWM\_CMPMUPDx registers for the comparison x). In the same way, the comparison x value can be modified while the channel 0 is enabled by using the [PWM Comparison x Value Update Register](#) (PWM\_CMPVUPDx registers for the comparison x).


The update of the comparison x configuration and the comparison x value is triggered periodically after the comparison x update period. It is defined by the field CUPR in the PWM\_CMPMx. The comparison unit has an update period counter independent from the period counter to trigger this update. When the value of the comparison update period counter CUPRCNT (in PWM\_CMPMx) reaches the value defined by CUPR, the update

is triggered. The comparison x update period CUPR itself can be updated while the channel 0 is enabled by using the PWM\_CMPMUPDx register.

**CAUTION:** The write of PWM\_CMPVUPDx must be followed by a write of PWM\_CMPMUPDx.

The comparison match and the comparison update can be source of an interrupt, but only if it is enabled and not masked. These interrupts can be enabled by the [PWM Interrupt Enable Register 2](#) and disabled by the [PWM Interrupt Disable Register 2](#). The comparison match interrupt and the comparison update interrupt are reset by reading the [PWM Interrupt Status Register 2](#).

**Figure 47-24. Comparison Waveform**




#### 47.6.4 PWM Event Lines

The PWM provides 8 independent event lines intended to trigger actions in other peripherals (e.g., for the Analog-to-Digital Converter (ADC)).


A pulse (one cycle of the peripheral clock) is generated on an event line, when at least one of the selected comparisons is matching. The comparisons can be selected or unselected independently by the CSEL bits in the [PWM Event Line x Register](#) (PWM\_ELMRx for the Event Line x).

An example of event generation is provided in [Figure 47-26 “Event Line Generation Waveform \(Example\)”](#).

**Figure 47-25. Event Line Block Diagram**



**Figure 47-26. Event Line Generation Waveform (Example)**



### 47.6.5 PWM External Trigger Mode

The PWM channels 1 and 2 can be configured to use an external trigger for generating specific PWM signals. The external trigger source can be selected through the bit TRGSRC of the [PWM External Trigger Register](#) (see [Table 47-7](#)).

**Table 47-7. External Event Source Selection**

Channel	Trigger Source Selection	Trigger Source
1	PWM_ETRG1.TRGSRC = 0	From PWMTRG1 input
	PWM_ETRG1.TRGSRC = 1	From Analog Comparator Controller
2	PWM_ETRG2.TRGSRC = 0	From PWMTRG2 input
	PWM_ETRG2.TRGSRC = 1	From Analog Comparator Controller

Each external trigger source can be filtered by writing a one to the TRGFILT bit in the corresponding [PWM External Trigger Register \(PWM\\_ETRGx\)](#).

Each time an external trigger event is detected, the corresponding PWM channel counter value is stored in the MAXCNT field of the PWM\_ETRGx register if it is greater than the previously stored value. Reading the PWM\_ETRGx register will clear the MAXCNT value.

Three different modes are available for channels 1 and 2 depending on the value of the TRGMODE field of the PWM\_ETRGx register:

- TRGMODE = 1: External PWM Reset Mode (see [Section 47.6.5.1 “External PWM Reset Mode”](#))
- TRGMODE = 2: External PWM Start Mode (see [Section 47.6.5.2 “External PWM Start Mode”](#))
- TRGMODE = 3: Cycle-By-Cycle Duty Mode (see [Section 47.6.5.3 “Cycle-By-Cycle Duty Mode”](#))

This feature is disabled when TRGMODE = 0.

This feature should only be enabled if the corresponding channel is left-aligned (CALG = 0 in [PWM Channel Mode Register](#) of channel 1 or 2) and not managed as a synchronous channel (SYNCx = 0 in [PWM Sync Channels Mode Register](#) where x = 1 or 2). Programming the channel to be center-aligned or synchronous while TRGMODE is not 0 could lead to unexpected behavior.


#### 47.6.5.1 External PWM Reset Mode

External PWM Reset mode is selected by programming TRGMODE = 1 in the PWM\_ETRGx register.

In this mode, when an edge is detected on the PWMTRGx input, the internal PWM counter is cleared and a new PWM cycle is restarted. The edge polarity can be selected by programming the TRGEDGE bit in the PWM\_ETRGx register. If no trigger event is detected when the internal channel counter has reached the CPRD value in the [PWM Channel Period Register](#), the internal counter is cleared and a new PWM cycle starts.

Note that this mode does not guarantee a constant  $t_{ON}$  or  $t_{OFF}$  time.

**Figure 47-27. External PWM Reset Mode**




### Application Example

The external PWM reset mode can be used in power factor correction applications.

In the example below, the external trigger input is the PWMTRG1 (therefore the PWM channel used for regulation is the channel 1). The PWM channel 1 period (CPRD in the [PWM Channel Period Register](#) of the channel 1) must be programmed so that the TRGIN1 event always triggers before the PWM channel 1 period elapses.

In [Figure 47-28](#), an external circuit (not shown) is required to sense the inductor current  $I_L$ . The internal PWM counter of the channel 1 is cleared when the inductor current falls below a specific threshold ( $I_{REF}$ ). This starts a new PWM period and increases the inductor current.

**Figure 47-28. External PWM Reset Mode: Power Factor Correction Application**




#### 47.6.5.2 External PWM Start Mode

External PWM Start mode is selected by programming **TRGMODE = 2** in the **PWM\_ETRGx** register.

In this mode, the internal PWM counter can only be reset once it has reached the **CPRD** value in the **PWM Channel Period Register** and when the correct level is detected on the corresponding external trigger input. Both conditions have to be met to start a new PWM period. The active detection level is defined by the bit **TRGEDGE** of the **PWM\_ETRGx** register.

Note that this mode guarantees a constant  $t_{ON}$  time and a minimum  $t_{OFF}$  time.

**Figure 47-29. External PWM Start Mode**




### Application Example

The external PWM start mode generates a modulated frequency PWM signal with a constant active level duration ( $t_{ON}$ ) and a minimum inactive level duration (minimum  $t_{OFF}$ ).

The  $t_{ON}$  time is defined by the CDTY value in the [PWM Channel Duty Cycle Register](#). The minimum  $t_{OFF}$  time is defined by CDTY - CPRD ([PWM Channel Period Register](#)). This mode can be useful in Buck DC/DC Converter applications.

When the output voltage  $V_{OUT}$  is above a specific threshold ( $V_{ref}$ ), the PWM inactive level is maintained as long as  $V_{OUT}$  remains above this threshold. If  $V_{OUT}$  is below this specific threshold, this mode guarantees a minimum  $t_{OFF}$  time required for MOSFET driving (see [Figure 47-30](#)).

Figure 47-30. External PWM Start Mode: Buck DC/DC Converter



### 47.6.5.3 Cycle-By-Cycle Duty Mode

#### Description

Cycle-by-cycle duty mode is selected by programming TRGMODE = 3 in PWM\_ETRGx.

In this mode, the PWM frequency is constant and is defined by the CPRD value in the [PWM Channel Period Register](#).


An external trigger event has no effect on the PWM output if it occurs while the internal PWM counter value is above the CDTY value of the [PWM Channel Duty Cycle Register](#).

If the internal PWM counter value is below the value of CDTY of the [PWM Channel Duty Cycle Register](#), an external trigger event makes the PWM output inactive.

The external trigger event can be detected on rising or falling edge according to the TRGEDGE bit in PWM\_ETRGx.



**Figure 47-31. Cycle-By-Cycle Duty Mode**




### Application Example

Figure 47-32 illustrates an application example of the cycle-by-cycle duty mode.

In an LED string control circuit, cycle-by-cycle duty mode can be used to automatically limit the current in the LED string.

Figure 47-32. Cycle-By-Cycle Duty Mode: LED String Control



#### 47.6.5.4 Leading-Edge Blanking (LEB)


PWM channels 1 and 2 support leading-edge blanking. Leading-edge blanking masks the external trigger input when a transient occurs on the corresponding PWM output. It masks potential spurious external events due to power transistor switching.

The blanking delay on each external trigger input is configured by programming the LEBDELAYx in the [PWM Leading-Edge Blanking Register](#).

The LEB can be enabled on both rising and falling edge for PWMH and PWML outputs through the bits PWMLFEN, PWMLREN, PWMHFEN, PWMHREN.

Any event on the PWMTRGx input which occurs during the blanking time will be ignored.

Figure 47-33. Leading-Edge Blanking



## 47.6.6 PWM Controller Operations

### 47.6.6.1 Initialization

Before enabling the channels, they must be configured by the software application as described below:

- Unlock User Interface by writing the WPCMD field in the PWM\_WPCR.
- Configuration of the clock generator (DIVA, PREA, DIVB, PREB in the PWM\_CLK register if required).
- Selection of the clock for each channel (CPRE field in PWM\_CMRx)
- Configuration of the waveform alignment for each channel (CALG field in PWM\_CMRx)
- Selection of the counter event selection (if CALG = 1) for each channel (CES field in PWM\_CMRx)
- Configuration of the output waveform polarity for each channel (CPOL bit in PWM\_CMRx)
- Configuration of the period for each channel (CPRD in the PWM\_CPRDx register). Writing in PWM\_CPRDx register is possible while the channel is disabled. After validation of the channel, the user must use PWM\_CPRDUPDx register to update PWM\_CPRDx as explained below.
- Configuration of the duty-cycle for each channel (CDTY in the PWM\_CDTYx register). Writing in PWM\_CDTYx register is possible while the channel is disabled. After validation of the channel, the user must use PWM\_CDTYUPDx register to update PWM\_CDTYx as explained below.
- Configuration of the dead-time generator for each channel (DTH and DTL in PWM\_DTx) if enabled (DTE bit in the PWM\_CMRx). Writing in the PWM\_DTx register is possible while the channel is disabled. After validation of the channel, the user must use PWM\_DTUPDx register to update PWM\_DTx
- Selection of the synchronous channels (SYNCx in the PWM\_SCM register)
- Selection of the moment when the WRDY flag and the corresponding DMA Controller transfer request are set (PTRM and PTRCS in the PWM\_SCM register)
- Configuration of the update mode (UPDM in PWM\_SCM register)
- Configuration of the update period (UPR in PWM\_SCUP register) if needed
- Configuration of the comparisons (PWM\_CMPVx and PWM\_CMPMx)
- Configuration of the event lines (PWM\_ELMRx)
- Configuration of the fault inputs polarity (FPOL in PWM\_FMR)

- Configuration of the fault protection (FMOD and FFIL in PWM\_FMR, PWM\_FPV and PWM\_FPE1)
- Enable of the interrupts (writing CHIDx and FCHIDx in PWM\_IER1, and writing WRDYE, ENDTXE, TXBUFE, UNRE, CMPMx and CMPUx in PWM\_IER2)
- Enable of the PWM channels (writing CHIDx in the PWM\_ENA register)

#### 47.6.6.2 Source Clock Selection Criteria

The large number of source clocks can make selection difficult. The relationship between the value in the [PWM Channel Period Register](#) (PWM\_CPRDx) and the [PWM Channel Duty Cycle Register](#) (PWM\_CDTYx) helps the user select the appropriate clock. The event number written in the Period Register gives the PWM accuracy. The Duty-Cycle quantum cannot be lower than  $1/CPRDx$  value. The higher the value of PWM\_CPRDx, the greater the PWM accuracy.

For example, if the user sets 15 (in decimal) in PWM\_CPRDx, the user is able to set a value from between 1 up to 14 in PWM\_CDTYx. The resulting duty-cycle quantum cannot be lower than 1/15 of the PWM period.

#### 47.6.6.3 Changing the Duty-Cycle, the Period and the Dead-Times


It is possible to modulate the output waveform duty-cycle, period and dead-times.

To prevent unexpected output waveform, the user must use the [PWM Channel Duty Cycle Update Register](#) (PWM\_CDTYUPDx), the [PWM Channel Period Update Register](#) (PWM\_CPRDUPDx) and the [PWM Channel Dead Time Update Register](#) (PWM\_DTUPDx) to change waveform parameters while the channel is still enabled.

- If the channel is an asynchronous channel (SYNCx = 0 in [PWM Sync Channels Mode Register](#) (PWM\_SCM)), these registers hold the new period, duty-cycle and dead-times values until the end of the current PWM period and update the values for the next period.
- If the channel is a synchronous channel and update method 0 is selected (SYNCx = 1 and UPDM = 0 in PWM\_SCM register), these registers hold the new period, duty-cycle and dead-times values until the bit UPDULOCK is written at '1' (in [PWM Sync Channels Update Control Register](#) (PWM\_SCUC)) and the end of the current PWM period, then update the values for the next period.
- If the channel is a synchronous channel and update method 1 or 2 is selected (SYNCx = 1 and UPDM = 1 or 2 in PWM\_SCM register):
  - registers PWM\_CPRDUPDx and PWM\_DTUPDx hold the new period and dead-times values until the bit UPDULOCK is written at '1' (in PWM\_SCUC) and the end of the current PWM period, then update the values for the next period.
  - register PWM\_CDTYUPDx holds the new duty-cycle value until the end of the update period of synchronous channels (when UPRCNT is equal to UPR in [PWM Sync Channels Update Period Register](#) (PWM\_SCUP)) and the end of the current PWM period, then updates the value for the next period.

Note: If the update registers PWM\_CDTYUPDx, PWM\_CPRDUPDx and PWM\_DTUPDx are written several times between two updates, only the last written value is taken into account.

**Figure 47-34. Synchronized Period, Duty-Cycle and Dead-Time Update**



#### 47.6.6.4 Changing the Update Period of Synchronous Channels


It is possible to change the update period of synchronous channels while they are enabled. See [“Method 2: Manual write of duty-cycle values and automatic trigger of the update”](#) on page 1428 and [“Method 3: Automatic write of duty-cycle values and automatic trigger of the update”](#) on page 1430.

To prevent an unexpected update of the synchronous channels registers, the user must use the [PWM Sync Channels Update Period Update Register](#) (PWM\_SCUPUPD) to change the update period of synchronous channels while they are still enabled. This register holds the new value until the end of the update period of synchronous channels (when UPRCNT is equal to UPR in PWM\_SCUP) and the end of the current PWM period, then updates the value for the next period.

Note: If the update register PWM\_SCUPUPD is written several times between two updates, only the last written value is taken into account.

Note: Changing the update period does make sense only if there is one or more synchronous channels and if the update method 1 or 2 is selected (UPDM = 1 or 2 in [PWM Sync Channels Mode Register](#)).

**Figure 47-35. Synchronized Update of Update Period Value of Synchronous Channels**



#### 47.6.6.5 Changing the Comparison Value and the Comparison Configuration


It is possible to change the comparison values and the comparison configurations while the channel 0 is enabled (see [Section 47.6.3 “PWM Comparison Units”](#)).

To prevent unexpected comparison match, the user must use the [PWM Comparison x Value Update Register](#) (PWM\_CMPVUPDx) and the [PWM Comparison x Mode Update Register](#) (PWM\_CMPMUPDx) to change, respectively, the comparison values and the comparison configurations while the channel 0 is still enabled. These registers hold the new values until the end of the comparison update period (when CUPRCNT is equal to CUPR in [PWM Comparison x Mode Register](#) (PWM\_CMPMx) and the end of the current PWM period, then update the values for the next period.

**CAUTION:** The write of the register PWM\_CMPVUPDx must be followed by a write of the register PWM\_CMPMUPDx.

Note: If the update registers PWM\_CMPVUPDx and PWM\_CMPMUPDx are written several times between two updates, only the last written value are taken into account.

**Figure 47-36. Synchronized Update of Comparison Values and Configurations**



#### 47.6.6.6 Interrupts

Depending on the interrupt mask in the PWM\_IMR1 and PWM\_IMR2, an interrupt can be generated at the end of the corresponding channel period (CHIDx in the PWM Interrupt Status Register 1 (PWM\_ISR1)), after a fault event (FCHIDx in the PWM\_ISR1), after a comparison match (CMPMx in the PWM\_ISR2), after a comparison update (CMPUx in the PWM\_ISR2) or according to the transfer mode of the synchronous channels (WRDY, ENDTX, TXBUFE and UNRE in the PWM\_ISR2).

If the interrupt is generated by the flags CHIDx or FCHIDx, the interrupt remains active until a read operation in the PWM\_ISR1 occurs.

If the interrupt is generated by the flags WRDY or UNRE or CMPMx or CMPUx, the interrupt remains active until a read operation in the PWM\_ISR2 occurs.

A channel interrupt is enabled by setting the corresponding bit in PWM\_IER1 and PWM\_IER2. A channel interrupt is disabled by setting the corresponding bit in PWM\_IDR1 and PWM\_IDR2.

## 47.6.7 Register Write Protection

To prevent any single software error that may corrupt PWM behavior, the registers listed below can be write-protected by writing the field WPCMD in the [PWM Write Protection Control Register](#) (PWM\_WPCR). They are divided into six groups:

- Register group 0:
  - [PWM Clock Register](#)
- Register group 1:
  - [PWM Disable Register](#)
- Register group 2:
  - [PWM Sync Channels Mode Register](#)
  - [PWM Channel Mode Register](#)
  - [PWM Stepper Motor Mode Register](#)
  - [PWM Fault Protection Value Register 2](#)
  - [PWM Leading-Edge Blanking Register](#)
  - [PWM Channel Mode Update Register](#)
- Register group 3:
  - [PWM Spread Spectrum Register](#)
  - [PWM Spread Spectrum Update Register](#)
  - [PWM Channel Period Register](#)
  - [PWM Channel Period Update Register](#)
- Register group 4:
  - [PWM Channel Dead Time Register](#)
  - [PWM Channel Dead Time Update Register](#)
- Register group 5:
  - [PWM Fault Mode Register](#)
  - [PWM Fault Protection Value Register 1](#)

There are two types of write protection:

- SW write protection—can be enabled or disabled by software
- HW write protection—can be enabled by software but only disabled by a hardware reset of the PWM controller

Both types of write protection can be applied independently to a particular register group by means of the WPCMD and WPRGx fields in the PWM\_WPCR. If at least one type of write protection is active, the register group is write-protected. The value of field WPCMD defines the action to be performed:

- 0: Disables SW write protection of the register groups of which the bit WPRGx is at '1'
- 1: Enables SW write protection of the register groups of which the bit WPRGx is at '1'
- 2: Enables HW write protection of the register groups of which the bit WPRGx is at '1'

At any time, the user can determine whether SW or HW write protection is active in a particular register group by the fields WPSWS and WPHWS in the [PWM Write Protection Status Register](#) (PWM\_WPSR).

If a write access to a write-protected register is detected, the WPVS flag in the PWM\_WPSR is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS and WPVSR fields are automatically cleared after reading the PWM\_WPSR.



## 47.7 Pulse Width Modulation Controller (PWM) User Interface

Table 47-8. Register Mapping

Offset	Register	Name	Access	Reset
0x00	PWM Clock Register	PWM_CLK	Read/Write	0x0
0x04	PWM Enable Register	PWM_ENA	Write-only	–
0x08	PWM Disable Register	PWM_DIS	Write-only	–
0x0C	PWM Status Register	PWM_SR	Read-only	0x0
0x10	PWM Interrupt Enable Register 1	PWM_IER1	Write-only	–
0x14	PWM Interrupt Disable Register 1	PWM_IDR1	Write-only	–
0x18	PWM Interrupt Mask Register 1	PWM_IMR1	Read-only	0x0
0x1C	PWM Interrupt Status Register 1	PWM_ISR1	Read-only	0x0
0x20	PWM Sync Channels Mode Register	PWM_SCM	Read/Write	0x0
0x24	PWM DMA Register	PWM_DMAR	Write-only	–
0x28	PWM Sync Channels Update Control Register	PWM_SCUC	Read/Write	0x0
0x2C	PWM Sync Channels Update Period Register	PWM_SCUP	Read/Write	0x0
0x30	PWM Sync Channels Update Period Update Register	PWM_SCUPUPD	Write-only	–
0x34	PWM Interrupt Enable Register 2	PWM_IER2	Write-only	–
0x38	PWM Interrupt Disable Register 2	PWM_IDR2	Write-only	–
0x3C	PWM Interrupt Mask Register 2	PWM_IMR2	Read-only	0x0
0x40	PWM Interrupt Status Register 2	PWM_ISR2	Read-only	0x0
0x44	PWM Output Override Value Register	PWM_OOV	Read/Write	0x0
0x48	PWM Output Selection Register	PWM_OS	Read/Write	0x0
0x4C	PWM Output Selection Set Register	PWM_OSS	Write-only	–
0x50	PWM Output Selection Clear Register	PWM_OSC	Write-only	–
0x54	PWM Output Selection Set Update Register	PWM_OSSUPD	Write-only	–
0x58	PWM Output Selection Clear Update Register	PWM_OSCUPD	Write-only	–
0x5C	PWM Fault Mode Register	PWM_FMR	Read/Write	0x0
0x60	PWM Fault Status Register	PWM_FSR	Read-only	0x0
0x64	PWM Fault Clear Register	PWM_FCR	Write-only	–
0x68	PWM Fault Protection Value Register 1	PWM_FPV1	Read/Write	0x0
0x6C	PWM Fault Protection Enable Register	PWM_FPE	Read/Write	0x0
0x70–0x78	Reserved	–	–	–
0x7C	PWM Event Line 0 Mode Register	PWM_ELMR0	Read/Write	0x0
0x80	PWM Event Line 1 Mode Register	PWM_ELMR1	Read/Write	0x0
0x84	PWM Event Line 2 Mode Register	PWM_ELMR2	Read/Write	0x0
0x88	PWM Event Line 3 Mode Register	PWM_ELMR3	Read/Write	0x0
0x8C	PWM Event Line 4 Mode Register	PWM_ELMR4	Read/Write	0x0
0x90	PWM Event Line 5 Mode Register	PWM_ELMR5	Read/Write	0x0

**Table 47-8. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x94	PWM Event Line 6 Mode Register	PWM_ELMR6	Read/Write	0x0
0x98	PWM Event Line 7 Mode Register	PWM_ELMR7	Read/Write	0x0
0x9C	Reserved	–	–	–
0xA0	PWM Spread Spectrum Register	PWM_SSPR	Read/Write	0x0
0xA4	PWM Spread Spectrum Update Register	PWM_SSPUP	Write-only	–
0xA8–0xAC	Reserved	–	–	–
0xB0	PWM Stepper Motor Mode Register	PWM_SMMR	Read/Write	0x0
0xC0	PWM Fault Protection Value 2 Register	PWM_FPV2	Read/Write	0x003F_003F
0xC4–0xE0	Reserved	–	–	–
0xE4	PWM Write Protection Control Register	PWM_WPCR	Write-only	–
0xE8	PWM Write Protection Status Register	PWM_WPSR	Read-only	0x0
0xEC–0xFC	Reserved	–	–	–
0x100–0x12C	Reserved	–	–	–
0x130	PWM Comparison 0 Value Register	PWM_CMPV0	Read/Write	0x0
0x134	PWM Comparison 0 Value Update Register	PWM_CMPVUPD0	Write-only	–
0x138	PWM Comparison 0 Mode Register	PWM_CMPM0	Read/Write	0x0
0x13C	PWM Comparison 0 Mode Update Register	PWM_CMPMUPD0	Write-only	–
0x140	PWM Comparison 1 Value Register	PWM_CMPV1	Read/Write	0x0
0x144	PWM Comparison 1 Value Update Register	PWM_CMPVUPD1	Write-only	–
0x148	PWM Comparison 1 Mode Register	PWM_CMPM1	Read/Write	0x0
0x14C	PWM Comparison 1 Mode Update Register	PWM_CMPMUPD1	Write-only	–
0x150	PWM Comparison 2 Value Register	PWM_CMPV2	Read/Write	0x0
0x154	PWM Comparison 2 Value Update Register	PWM_CMPVUPD2	Write-only	–
0x158	PWM Comparison 2 Mode Register	PWM_CMPM2	Read/Write	0x0
0x15C	PWM Comparison 2 Mode Update Register	PWM_CMPMUPD2	Write-only	–
0x160	PWM Comparison 3 Value Register	PWM_CMPV3	Read/Write	0x0
0x164	PWM Comparison 3 Value Update Register	PWM_CMPVUPD3	Write-only	–
0x168	PWM Comparison 3 Mode Register	PWM_CMPM3	Read/Write	0x0
0x16C	PWM Comparison 3 Mode Update Register	PWM_CMPMUPD3	Write-only	–
0x170	PWM Comparison 4 Value Register	PWM_CMPV4	Read/Write	0x0
0x174	PWM Comparison 4 Value Update Register	PWM_CMPVUPD4	Write-only	–
0x178	PWM Comparison 4 Mode Register	PWM_CMPM4	Read/Write	0x0
0x17C	PWM Comparison 4 Mode Update Register	PWM_CMPMUPD4	Write-only	–
0x180	PWM Comparison 5 Value Register	PWM_CMPV5	Read/Write	0x0
0x184	PWM Comparison 5 Value Update Register	PWM_CMPVUPD5	Write-only	–
0x188	PWM Comparison 5 Mode Register	PWM_CMPM5	Read/Write	0x0
0x18C	PWM Comparison 5 Mode Update Register	PWM_CMPMUPD5	Write-only	–

**Table 47-8. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x190	PWM Comparison 6 Value Register	PWM_CMPV6	Read/Write	0x0
0x194	PWM Comparison 6 Value Update Register	PWM_CMPVUPD6	Write-only	–
0x198	PWM Comparison 6 Mode Register	PWM_CMPM6	Read/Write	0x0
0x19C	PWM Comparison 6 Mode Update Register	PWM_CMPMUPD6	Write-only	–
0x1A0	PWM Comparison 7 Value Register	PWM_CMPV7	Read/Write	0x0
0x1A4	PWM Comparison 7 Value Update Register	PWM_CMPVUPD7	Write-only	–
0x1A8	PWM Comparison 7 Mode Register	PWM_CMPM7	Read/Write	0x0
0x1AC	PWM Comparison 7 Mode Update Register	PWM_CMPMUPD7	Write-only	–
0x1B0–0x1FC	Reserved	–	–	–
0x200 + ch_num * 0x20 + 0x00	PWM Channel Mode Register <sup>(1)</sup>	PWM_CMR	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x04	PWM Channel Duty Cycle Register <sup>(1)</sup>	PWM_CDTY	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x08	PWM Channel Duty Cycle Update Register <sup>(1)</sup>	PWM_CDTYUPD	Write-only	–
0x200 + ch_num * 0x20 + 0x0C	PWM Channel Period Register <sup>(1)</sup>	PWM_CPRD	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x10	PWM Channel Period Update Register <sup>(1)</sup>	PWM_CPRDUPD	Write-only	–
0x200 + ch_num * 0x20 + 0x14	PWM Channel Counter Register <sup>(1)</sup>	PWM_CCNT	Read-only	0x0
0x200 + ch_num * 0x20 + 0x18	PWM Channel Dead Time Register <sup>(1)</sup>	PWM_DT	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x1C	PWM Channel Dead Time Update Register <sup>(1)</sup>	PWM_DTUPD	Write-only	–
0x400 + ch_num * 0x20 + 0x00	PWM Channel Mode Update Register <sup>(1)</sup>	PWM_CMUPD	Write-only	–
0x400 + trg_num * 0x20 + 0x0C	PWM External Trigger Register <sup>(2)</sup>	PWM_ETRG	Read/Write	0x0
0x400 + trg_num * 0x20 + 0x10	PWM Leading-Edge Blanking Register <sup>(2)</sup>	PWM_LEBR	Read/Write	0x0

Notes: 1. Some registers are indexed with “ch\_num” index ranging from 0 to 3.  
2. Some registers are indexed with “trg\_num” index ranging from 1 to 4.

### 47.7.1 PWM Clock Register

**Name:** PWM\_CLK

**Address:** 0x40020000 (0), 0x4005C000 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	PREB			
23	22	21	20	19	18	17	16
DIVB							
15	14	13	12	11	10	9	8
–	–	–	–	PREA			
7	6	5	4	3	2	1	0
DIVA							

This register can only be written if bits WPSWS0 and WPHWS0 are cleared in the [PWM Write Protection Status Register](#).

#### • DIVA: CLKA Divide Factor

Value	Name	Description
0	CLKA_POFF	CLKA clock is turned off
1	PREA	CLKA clock is clock selected by PREA
2–255	PREA_DIV	CLKA clock is clock selected by PREA divided by DIVA factor

#### • DIVB: CLKB Divide Factor

Value	Name	Description
0	CLKB_POFF	CLKB clock is turned off
1	PREB	CLKB clock is clock selected by PREB
2–255	PREB_DIV	CLKB clock is clock selected by PREB divided by DIVB factor

#### • PREA: CLKA Source Clock Selection

Value	Name	Description
0	CLK	Peripheral clock
1	CLK_DIV2	Peripheral clock/2
2	CLK_DIV4	Peripheral clock/4
3	CLK_DIV8	Peripheral clock/8
4	CLK_DIV16	Peripheral clock/16
5	CLK_DIV32	Peripheral clock/32
6	CLK_DIV64	Peripheral clock/64
7	CLK_DIV128	Peripheral clock/128
8	CLK_DIV256	Peripheral clock/256

9	CLK_DIV512	Peripheral clock/512
10	CLK_DIV1024	Peripheral clock/1024
Other	–	Reserved

• **PREB: CLKB Source Clock Selection**

Value	Name	Description
0	CLK	Peripheral clock
1	CLK_DIV2	Peripheral clock/2
2	CLK_DIV4	Peripheral clock/4
3	CLK_DIV8	Peripheral clock/8
4	CLK_DIV16	Peripheral clock/16
5	CLK_DIV32	Peripheral clock/32
6	CLK_DIV64	Peripheral clock/64
7	CLK_DIV128	Peripheral clock/128
8	CLK_DIV256	Peripheral clock/256
9	CLK_DIV512	Peripheral clock/512
10	CLK_DIV1024	Peripheral clock/1024
Other	–	Reserved

## 47.7.2 PWM Enable Register

**Name:** PWM\_ENA

**Address:** 0x40020004 (0), 0x4005C004 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Channel ID**

0: No effect.

1: Enable PWM output for channel x.

### 47.7.3 PWM Disable Register

**Name:** PWM\_DIS

**Address:** 0x40020008 (0), 0x4005C008 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

This register can only be written if bits WPSWS1 and WPHWS1 are cleared in the [PWM Write Protection Status Register](#).

- **CHIDx: Channel ID**

0: No effect.

1: Disable PWM output for channel x.

#### 47.7.4 PWM Status Register

**Name:** PWM\_SR

**Address:** 0x4002000C (0), 0x4005C00C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Channel ID**

0: PWM output for channel x is disabled.

1: PWM output for channel x is enabled.



### 47.7.5 PWM Interrupt Enable Register 1

**Name:** PWM\_IER1

**Address:** 0x40020010 (0), 0x4005C010 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Counter Event on Channel x Interrupt Enable**
- **FCHIDx: Fault Protection Trigger on Channel x Interrupt Enable**

## 47.7.6 PWM Interrupt Disable Register 1

**Name:** PWM\_IDR1

**Address:** 0x40020014 (0), 0x4005C014 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Counter Event on Channel x Interrupt Disable**
- **FCHIDx: Fault Protection Trigger on Channel x Interrupt Disable**

### 47.7.7 PWM Interrupt Mask Register 1

**Name:** PWM\_IMR1

**Address:** 0x40020018 (0), 0x4005C018 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Counter Event on Channel x Interrupt Mask**
- **FCHIDx: Fault Protection Trigger on Channel x Interrupt Mask**

### 47.7.8 PWM Interrupt Status Register 1

**Name:** PWM\_ISR1

**Address:** 0x4002001C (0), 0x4005C01C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FCHID3	FCHID2	FCHID1	FCHID0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	CHID3	CHID2	CHID1	CHID0

- **CHIDx: Counter Event on Channel x**

0: No new counter event has occurred since the last read of the PWM\_ISR1.

1: At least one counter event has occurred since the last read of the PWM\_ISR1.

- **FCHIDx: Fault Protection Trigger on Channel x**

0: No new trigger of the fault protection since the last read of the PWM\_ISR1.

1: At least one trigger of the fault protection since the last read of the PWM\_ISR1.

Note: Reading PWM\_ISR1 automatically clears CHIDx and FCHIDx flags.

## 47.7.9 PWM Sync Channels Mode Register

**Name:** PWM\_SCM

**Address:** 0x40020020 (0), 0x4005C020 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
PTRCS			PTRM	–	–	UPDM	
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	SYNC3	SYNC2	SYNC1	SYNC0

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the [PWM Write Protection Status Register](#).

- **SYNCx: Synchronous Channel x**

0: Channel x is not a synchronous channel.

1: Channel x is a synchronous channel.

- **UPDM: Synchronous Channels Update Mode**

Value	Name	Description
0	MODE0	Manual write of double buffer registers and manual update of synchronous channels <sup>(1)</sup>
1	MODE1	Manual write of double buffer registers and automatic update of synchronous channels <sup>(2)</sup>
2	MODE2	Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels <sup>(2)</sup>

Notes: 1. The update occurs at the beginning of the next PWM period, when the UPDULOCK bit in [PWM Sync Channels Update Control Register](#) is set.

2. The update occurs when the Update Period is elapsed.

- **PTRM: DMA Controller Transfer Request Mode**

UPDM	PTRM	WRDY Flag and DMA Controller Transfer Request
0	x	The WRDY flag in <a href="#">PWM Interrupt Status Register 2</a> and the DMA transfer request are never set to '1'.
1	x	The WRDY flag in <a href="#">PWM Interrupt Status Register 2</a> is set to '1' as soon as the update period is elapsed, the DMA Controller transfer request is never set to '1'.
2	0	The WRDY flag in <a href="#">PWM Interrupt Status Register 2</a> and the DMA transfer request are set to '1' as soon as the update period is elapsed.
	1	The WRDY flag in <a href="#">PWM Interrupt Status Register 2</a> and the DMA transfer request are set to '1' as soon as the selected comparison matches.

- **PTRCS: DMA Controller Transfer Request Comparison Selection**

Selection of the comparison used to set the flag WRDY and the corresponding DMA Controller transfer request.

### 47.7.10 PWM DMA Register

**Name:** PWM\_DMAR

**Address:** 0x40020024 (0), 0x4005C024 (1)

**Access:** Write- only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
DMADUTY							
15	14	13	12	11	10	9	8
DMADUTY							
7	6	5	4	3	2	1	0
DMADUTY							

Only the first 16 bits (channel counter size) are significant.

- **DMADUTY: Duty-Cycle Holding Register for DMA Access**

Each write access to PWM\_DMAR sequentially updates the CDTY field of PWM\_CDTYx with DMADUTY (only for channel configured as synchronous). See [“Method 3: Automatic write of duty-cycle values and automatic trigger of the update”](#).

### 47.7.11 PWM Sync Channels Update Control Register

**Name:** PWM\_SCUC

**Address:** 0x40020028 (0), 0x4005C028 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	UPDULOCK

- **UPDULOCK: Synchronous Channels Update Unlock**

0: No effect

1: If the UPDM field is set to '0' in [PWM Sync Channels Mode Register](#), writing the UPDULOCK bit to '1' triggers the update of the period value, the duty-cycle and the dead-time values of synchronous channels at the beginning of the next PWM period. If the field UPDM is set to '1' or '2', writing the UPDULOCK bit to '1' triggers only the update of the period value and of the dead-time values of synchronous channels.

This bit is automatically reset when the update is done.

## 47.7.12 PWM Sync Channels Update Period Register

**Name:** PWM\_SCUP

**Address:** 0x4002002C (0), 0x4005C02C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
UPRCNT				UPR			

- **UPR: Update Period**

Defines the time between each update of the synchronous channels if automatic trigger of the update is activated (UPDM = 1 or UPDM = 2 in [PWM Sync Channels Mode Register](#)). This time is equal to UPR+1 periods of the synchronous channels.

- **UPRCNT: Update Period Counter**

Reports the value of the update period counter.



### 47.7.13 PWM Sync Channels Update Period Update Register

**Name:** PWM\_SCUPUPD

**Address:** 0x40020030 (0), 0x4005C030 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	UPRUPD			

This register acts as a double buffer for the UPR value. This prevents an unexpected automatic trigger of the update of synchronous channels.

- **UPRUPD: Update Period Update**

Defines the wanted time between each update of the synchronous channels if automatic trigger of the update is activated (UPDM = 1 or UPDM = 2 in [PWM Sync Channels Mode Register](#)). This time is equal to UPR+1 periods of the synchronous channels.

#### 47.7.14 PWM Interrupt Enable Register 2

**Name:** PWM\_IER2

**Address:** 0x40020034 (0), 0x4005C034 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
–	–	–	–	UNRE	–	–	WRDY

- **WRDY:** Write Ready for Synchronous Channels Update Interrupt Enable
- **UNRE:** Synchronous Channels Update Underrun Error Interrupt Enable
- **CMPMx:** Comparison x Match Interrupt Enable
- **CMPUx:** Comparison x Update Interrupt Enable

### 47.7.15 PWM Interrupt Disable Register 2

**Name:** PWM\_IDR2

**Address:** 0x40020038 (0), 0x4005C038 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
–	–	–	–	UNRE	–	–	WRDY

- **WRDY:** Write Ready for Synchronous Channels Update Interrupt Disable
- **UNRE:** Synchronous Channels Update Underrun Error Interrupt Disable
- **CMPMx:** Comparison x Match Interrupt Disable
- **CMPUx:** Comparison x Update Interrupt Disable

## 47.7.16 PWM Interrupt Mask Register 2

**Name:** PWM\_IMR2

**Address:** 0x4002003C (0), 0x4005C03C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
–	–	–	–	UNRE	–	–	WRDY

- **WRDY:** Write Ready for Synchronous Channels Update Interrupt Mask
- **UNRE:** Synchronous Channels Update Underrun Error Interrupt Mask
- **CMPMx:** Comparison x Match Interrupt Mask
- **CMPUx:** Comparison x Update Interrupt Mask

## 47.7.17 PWM Interrupt Status Register 2

**Name:** PWM\_ISR2

**Address:** 0x40020040 (0), 0x4005C040 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CMPU7	CMPU6	CMPU5	CMPU4	CMPU3	CMPU2	CMPU1	CMPU0
15	14	13	12	11	10	9	8
CMPM7	CMPM6	CMPM5	CMPM4	CMPM3	CMPM2	CMPM1	CMPM0
7	6	5	4	3	2	1	0
–	–	–	–	UNRE	–	–	WRDY

- **WRDY: Write Ready for Synchronous Channels Update**

0: New duty-cycle and dead-time values for the synchronous channels cannot be written.

1: New duty-cycle and dead-time values for the synchronous channels can be written.

- **UNRE: Synchronous Channels Update Underrun Error**

0: No Synchronous Channels Update Underrun has occurred since the last read of the PWM\_ISR2 register.

1: At least one Synchronous Channels Update Underrun has occurred since the last read of the PWM\_ISR2 register.

- **CMPMx: Comparison x Match**

0: The comparison x has not matched since the last read of the PWM\_ISR2 register.

1: The comparison x has matched at least one time since the last read of the PWM\_ISR2 register.

- **CMPUx: Comparison x Update**

0: The comparison x has not been updated since the last read of the PWM\_ISR2 register.

1: The comparison x has been updated at least one time since the last read of the PWM\_ISR2 register.

Note: Reading PWM\_ISR2 automatically clears flags WRDY, UNRE and CMPSx.

### 47.7.18 PWM Output Override Value Register

**Name:** PWM\_OOV

**Address:** 0x40020044 (0), 0x4005C044 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OOVL3	OOVL2	OOVL1	OOVL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OOVH3	OOVH2	OOVH1	OOVH0

- **OOVHx: Output Override Value for PWMH output of the channel x**

0: Override value is 0 for PWMH output of channel x.

1: Override value is 1 for PWMH output of channel x.

- **OOVLx: Output Override Value for PWML output of the channel x**

0: Override value is 0 for PWML output of channel x.

1: Override value is 1 for PWML output of channel x.

### 47.7.19 PWM Output Selection Register

**Name:** PWM\_OS

**Address:** 0x40020048 (0), 0x4005C048 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OSL3	OSL2	OSL1	OSL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OSH3	OSH2	OSH1	OSH0

- **OSHx: Output Selection for PWMH output of the channel x**

0: Dead-time generator output DTOHx selected as PWMH output of channel x.

1: Output override value OOVHx selected as PWMH output of channel x.

- **OSLx: Output Selection for PWML output of the channel x**

0: Dead-time generator output DTOLx selected as PWML output of channel x.

1: Output override value OOVLx selected as PWML output of channel x.

## 47.7.20 PWM Output Selection Set Register

**Name:** PWM\_OSS

**Address:** 0x4002004C (0), 0x4005C04C (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OSSL3	OSSL2	OSSL1	OSSL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OSSH3	OSSH2	OSSH1	OSSH0

- **OSSHx: Output Selection Set for PWMH output of the channel x**

0: No effect.

1: Output override value OOVHx selected as PWMH output of channel x.

- **OSSLx: Output Selection Set for PWML output of the channel x**

0: No effect.

1: Output override value OOVLx selected as PWML output of channel x.



## 47.7.21 PWM Output Selection Clear Register

**Name:** PWM\_OSC

**Address:** 0x40020050 (0), 0x4005C050 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OSCL3	OSCL2	OSCL1	OSCL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OSCH3	OSCH2	OSCH1	OSCH0

- **OSCHx: Output Selection Clear for PWMH output of the channel x**

0: No effect.

1: Dead-time generator output DTOHx selected as PWMH output of channel x.

- **OSCLx: Output Selection Clear for PWML output of the channel x**

0: No effect.

1: Dead-time generator output DTOLx selected as PWML output of channel x.

## 47.7.22 PWM Output Selection Set Update Register

**Name:** PWM\_OSSUPD

**Address:** 0x40020054 (0), 0x4005C054 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OSSUPL3	OSSUPL2	OSSUPL1	OSSUPL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OSSUPH3	OSSUPH2	OSSUPH1	OSSUPH0

- **OSSUPHx: Output Selection Set for PWMH output of the channel x**

0: No effect.

1: Output override value OOVHx selected as PWMH output of channel x at the beginning of the next channel x PWM period.

- **OSSUPLx: Output Selection Set for PWML output of the channel x**

0: No effect.

1: Output override value OOVLx selected as PWML output of channel x at the beginning of the next channel x PWM period.

### 47.7.23 PWM Output Selection Clear Update Register

**Name:** PWM\_OSCUPD

**Address:** 0x40020058 (0), 0x4005C058 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	OSCUPL3	OSCUPL2	OSCUPL1	OSCUPL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OSCUPLH3	OSCUPLH2	OSCUPLH1	OSCUPLH0

- **OSCUPLHx: Output Selection Clear for PWMH output of the channel x**

0: No effect.

1: Dead-time generator output DTOHx selected as PWMH output of channel x at the beginning of the next channel x PWM period.

- **OSCUPLx: Output Selection Clear for PWML output of the channel x**

0: No effect.

1: Dead-time generator output DTOLx selected as PWML output of channel x at the beginning of the next channel x PWM period.

## 47.7.24 PWM Fault Mode Register

**Name:** PWM\_FMR

**Address:** 0x4002005C (0), 0x4005C05C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
FFIL							
15	14	13	12	11	10	9	8
FMODE							
7	6	5	4	3	2	1	0
FPOL							

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the [PWM Write Protection Status Register](#).

- **FPOL: Fault Polarity**

For each bit y of FPOL, where y is the fault input number:

0: The fault y becomes active when the fault input y is at 0.

1: The fault y becomes active when the fault input y is at 1.

- **FMODE: Fault Activation Mode**

For each bit y of FMODE, where y is the fault input number:

0: The fault y is active until the fault condition is removed at the peripheral<sup>(1)</sup> level.

1: The fault y stays active until the fault condition is removed at the peripheral<sup>(1)</sup> level AND until it is cleared in the [PWM Fault Clear Register](#).

Note: 1. The peripheral generating the fault.

- **FFIL: Fault Filtering**

For each bit y of FFIL, where y is the fault input number:

0: The fault input y is not filtered.

1: The fault input y is filtered.

**CAUTION:** To prevent an unexpected activation of the status flag FSy in the [PWM Fault Status Register](#), the bit FMODEy can be set to '1' only if the FPOLy bit has been previously configured to its final value.

## 47.7.25 PWM Fault Status Register

**Name:** PWM\_FSR

**Address:** 0x40020060 (0), 0x4005C060 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
FS							
7	6	5	4	3	2	1	0
FIV							

- **FIV: Fault Input Value**

For each bit  $y$  of FIV, where  $y$  is the fault input number:

0: The current sampled value of the fault input  $y$  is 0 (after filtering if enabled).

1: The current sampled value of the fault input  $y$  is 1 (after filtering if enabled).

- **FS: Fault Status**

For each bit  $y$  of FS, where  $y$  is the fault input number:

0: The fault  $y$  is not currently active.

1: The fault  $y$  is currently active.

## 47.7.26 PWM Fault Clear Register

**Name:** PWM\_FCR

**Address:** 0x40020064 (0), 0x4005C064 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
-							
23	22	21	20	19	18	17	16
-							
15	14	13	12	11	10	9	8
-							
7	6	5	4	3	2	1	0
FCLR							

- **FCLR: Fault Clear**

For each bit  $y$  of FCLR, where  $y$  is the fault input number:

0: No effect.

1: If bit  $y$  of FMOD field is set to '1' and if the fault input  $y$  is not at the level defined by the bit  $y$  of FPOL field, the fault  $y$  is cleared and becomes inactive (FMOD and FPOL fields belong to [PWM Fault Mode Register](#)), else writing this bit to '1' has no effect.

### 47.7.27 PWM Fault Protection Value Register 1

**Name:** PWM\_FPV1

**Address:** 0x40020068 (0), 0x4005C068 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FPVL3	FPVL2	FPVL1	FPVL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	FPVH3	FPVH2	FPVH1	FPVH0

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the [PWM Write Protection Status Register](#).

- **FPVHx: Fault Protection Value for PWMH output on channel x**

This bit is taken into account only if the bit FPZHx is set to '0' in [PWM Fault Protection Value Register 2](#).

0: PWMH output of channel x is forced to '0' when fault occurs.

1: PWMH output of channel x is forced to '1' when fault occurs.

- **FPVLx: Fault Protection Value for PWML output on channel x**

This bit is taken into account only if the bit FPZLx is set to '0' in [PWM Fault Protection Value Register 2](#).

0: PWML output of channel x is forced to '0' when fault occurs.

1: PWML output of channel x is forced to '1' when fault occurs.

## 47.7.28 PWM Fault Protection Enable Register

**Name:** PWM\_FPE

**Address:** 0x4002006C (0), 0x4005C06C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
FPE3							
23	22	21	20	19	18	17	16
FPE2							
15	14	13	12	11	10	9	8
FPE1							
7	6	5	4	3	2	1	0
FPE0							

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the [PWM Write Protection Status Register](#). Only the first 3 bits (number of fault input pins) of fields FPE0, FPE1, FPE2 and FPE3 are significant.

- **FPE<sub>x</sub>: Fault Protection Enable for channel x**

For each bit y of FPE<sub>x</sub>, where y is the fault input number:

- 0: Fault y is not used for the fault protection of channel x.
- 1: Fault y is used for the fault protection of channel x.

**CAUTION:** To prevent an unexpected activation of the fault protection, the bit y of FPE<sub>x</sub> field can be set to '1' only if the corresponding FPOL field has been previously configured to its final value in [PWM Fault Mode Register](#).



### 47.7.29 PWM Event Line x Register

**Name:** PWM\_ELMRx

**Address:** 0x4002007C (0), 0x4005C07C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
CSEL7	CSEL6	CSEL5	CSEL4	CSEL3	CSEL2	CSEL1	CSEL0

- **CSELy: Comparison y Selection**

0: A pulse is not generated on the event line x when the comparison y matches.

1: A pulse is generated on the event line x when the comparison y match.

### 47.7.30 PWM Spread Spectrum Register

**Name:** PWM\_SSPR

**Address:** 0x400200A0 (0), 0x4005C0A0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	SPRDM
23	22	21	20	19	18	17	16
SPRD							
15	14	13	12	11	10	9	8
SPRD							
7	6	5	4	3	2	1	0
SPRD							

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the [PWM Write Protection Status Register](#). Only the first 16 bits (channel counter size) are significant.

- **SPRD: Spread Spectrum Limit Value**

The spread spectrum limit value defines the range for the spread spectrum counter. It is introduced in order to achieve constant varying PWM period for the output waveform.

- **SPRDM: Spread Spectrum Counter Mode**

0: Triangular mode. The spread spectrum counter starts to count from -SPRD when the channel 0 is enabled and counts upwards at each PWM period. When it reaches +SPRD, it restarts to count from -SPRD again.

1: Random mode. The spread spectrum counter is loaded with a new random value at each PWM period. This random value is uniformly distributed and is between -SPRD and +SPRD.

### 47.7.31 PWM Spread Spectrum Update Register

**Name:** PWM\_SSPUP

**Address:** 0x400200A4 (0), 0x4005C0A4 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
SPRDUP							
15	14	13	12	11	10	9	8
SPRDUP							
7	6	5	4	3	2	1	0
SPRDUP							

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the [PWM Write Protection Status Register](#).

This register acts as a double buffer for the SPRD value. This prevents an unexpected waveform when modifying the spread spectrum limit value.

Only the first 16 bits (channel counter size) are significant.

- **SPRDUP: Spread Spectrum Limit Value Update**

The spread spectrum limit value defines the range for the spread spectrum counter. It is introduced in order to achieve constant varying period for the output waveform.

### 47.7.32 PWM Stepper Motor Mode Register

**Name:** PWM\_SMMR

**Address:** 0x400200B0 (0), 0x4005C0B0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	DOWN1	DOWN0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	GCEN1	GCEN0

- **GCENx: Gray Count ENable**

0: Disable gray count generation on PWML[2\*x], PWMH[2\*x], PWML[2\*x +1], PWMH[2\*x +1]

1: Enable gray count generation on PWML[2\*x], PWMH[2\*x], PWML[2\*x +1], PWMH[2\*x +1].

- **DOWNx: DOWN Count**

0: Up counter.

1: Down counter.

### 47.7.33 PWM Fault Protection Value Register 2

**Name:** PWM\_FPV2

**Address:** 0x400200C0 (0), 0x4005C0C0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	FPZL3	FPZL2	FPZL1	FPZL0
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	FPZH3	FPZH2	FPZH1	FPZH0

This register can only be written if bits WPSWS5 and WPHWS5 are cleared in the [PWM Write Protection Status Register](#).

- **FPZHx: Fault Protection to Hi-Z for PWMH output on channel x**

0: When fault occurs, PWMH output of channel x is forced to value defined by the bit FPVHx in [PWM Fault Protection Value Register 1](#).

1: When fault occurs, PWMH output of channel x is forced to high-impedance state.

- **FPZLx: Fault Protection to Hi-Z for PWML output on channel x**

0: When fault occurs, PWML output of channel x is forced to value defined by the bit FPVLx in [PWM Fault Protection Value Register 1](#).

1: When fault occurs, PWML output of channel x is forced to high-impedance state.

### 47.7.34 PWM Write Protection Control Register

**Name:** PWM\_WPCR

**Address:** 0x400200E4 (0), 0x4005C0E4 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
WPRG5	WPRG4	WPRG3	WPRG2	WPRG1	WPRG0	WPCMD	

See [Section 47.6.7 “Register Write Protection”](#) for the list of registers that can be write-protected.

- **WPCMD: Write Protection Command**

This command is performed only if the WPKEY corresponds to 0x50574D (“PWM” in ASCII).

Value	Name	Description
0	DISABLE_SW_PROT	Disables the software write protection of the register groups of which the bit WPRGx is at ‘1’.
1	ENABLE_SW_PROT	Enables the software write protection of the register groups of which the bit WPRGx is at ‘1’.
2	ENABLE_HW_PROT	Enables the hardware write protection of the register groups of which the bit WPRGx is at ‘1’. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface.

- **WPRGx: Write Protection Register Group x**

0: The WPCMD command has no effect on the register group x.

1: The WPCMD command is applied to the register group x.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x50574D	PASSWD	Writing any other value in this field aborts the write operation of the WPCMD field. Always reads as 0

### 47.7.35 PWM Write Protection Status Register

**Name:** PWM\_WPSR

**Address:** 0x400200E8 (0), 0x4005C0E8 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
WPVSR							
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
–	–	WPHWS5	WPHWS4	WPHWS3	WPHWS2	WPHWS1	WPHWS0
7	6	5	4	3	2	1	0
WPVS	–	WPSWS5	WPSWS4	WPSWS3	WPSWS2	WPSWS1	WPSWS0

- **WPSWSx: Write Protect SW Status**

0: The SW write protection x of the register group x is disabled.

1: The SW write protection x of the register group x is enabled.

- **WPHWSx: Write Protect HW Status**

0: The HW write protection x of the register group x is disabled.

1: The HW write protection x of the register group x is enabled.

- **WPVS: Write Protect Violation Status**

0: No write protection violation has occurred since the last read of the PWM\_WPSR.

1: At least one write protection violation has occurred since the last read of the PWM\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protect Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

### 47.7.36 PWM Comparison x Value Register

**Name:** PWM\_CMPVx

**Address:** 0x40020130 (0)[0], 0x40020140 (0)[1], 0x40020150 (0)[2], 0x40020160 (0)[3], 0x40020170 (0)[4], 0x40020180 (0)[5], 0x40020190 (0)[6], 0x400201A0 (0)[7], 0x4005C130 (1)[0], 0x4005C140 (1)[1], 0x4005C150 (1)[2], 0x4005C160 (1)[3], 0x4005C170 (1)[4], 0x4005C180 (1)[5], 0x4005C190 (1)[6], 0x4005C1A0 (1)[7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	CVM
23	22	21	20	19	18	17	16
CV							
15	14	13	12	11	10	9	8
CV							
7	6	5	4	3	2	1	0
CV							

Only the first 16 bits (channel counter size) of field CV are significant.

- **CV: Comparison x Value**

Define the comparison x value to be compared with the counter of the channel 0.

- **CVM: Comparison x Value Mode**

0: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing.

1: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing.

Note: This bit is not relevant if the counter of the channel 0 is left-aligned (CALG = 0 in [PWM Channel Mode Register](#))



### 47.7.37 PWM Comparison x Value Update Register

**Name:** PWM\_CMPVUPDx

**Address:** 0x40020134 (0)[0], 0x40020144 (0)[1], 0x40020154 (0)[2], 0x40020164 (0)[3], 0x40020174 (0)[4], 0x40020184 (0)[5], 0x40020194 (0)[6], 0x400201A4 (0)[7], 0x4005C134 (1)[0], 0x4005C144 (1)[1], 0x4005C154 (1)[2], 0x4005C164 (1)[3], 0x4005C174 (1)[4], 0x4005C184 (1)[5], 0x4005C194 (1)[6], 0x4005C1A4 (1)[7]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	CVMUPD
23	22	21	20	19	18	17	16
CVUPD							
15	14	13	12	11	10	9	8
CVUPD							
7	6	5	4	3	2	1	0
CVUPD							

This register acts as a double buffer for the CV and CVM values. This prevents an unexpected comparison x match. Only the first 16 bits (channel counter size) of field CVUPD are significant.

- **CVUPD: Comparison x Value Update**

Define the comparison x value to be compared with the counter of the channel 0.

- **CVMUPD: Comparison x Value Mode Update**

0: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing.

1: The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing.

Note: This bit is not relevant if the counter of the channel 0 is left-aligned (CALG = 0 in [PWM Channel Mode Register](#))

**CAUTION:** The write of the register PWM\_CMPVUPDx must be followed by a write of the register PWM\_CMPMUPDx.

### 47.7.38 PWM Comparison x Mode Register

**Name:** PWM\_CMPMx

**Address:** 0x40020138 (0)[0], 0x40020148 (0)[1], 0x40020158 (0)[2], 0x40020168 (0)[3], 0x40020178 (0)[4], 0x40020188 (0)[5], 0x40020198 (0)[6], 0x400201A8 (0)[7], 0x4005C138 (1)[0], 0x4005C148 (1)[1], 0x4005C158 (1)[2], 0x4005C168 (1)[3], 0x4005C178 (1)[4], 0x4005C188 (1)[5], 0x4005C198 (1)[6], 0x4005C1A8 (1)[7]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CUPRCNT				CUPR			
15	14	13	12	11	10	9	8
CPRCNT				CPR			
7	6	5	4	3	2	1	0
CTR				–	–	–	CEN

- **CEN: Comparison x Enable**

0: The comparison x is disabled and can not match.

1: The comparison x is enabled and can match.

- **CTR: Comparison x Trigger**

The comparison x is performed when the value of the comparison x period counter (CPRCNT) reaches the value defined by CTR.

- **CPR: Comparison x Period**

CPR defines the maximum value of the comparison x period counter (CPRCNT). The comparison x value is performed periodically once every CPR+1 periods of the channel 0 counter.

- **CPRCNT: Comparison x Period Counter**

Reports the value of the comparison x period counter.

Note: The field CPRCNT is read-only

- **CUPR: Comparison x Update Period**

Defines the time between each update of the comparison x mode and the comparison x value. This time is equal to CUPR+1 periods of the channel 0 counter.

- **CUPRCNT: Comparison x Update Period Counter**

Reports the value of the comparison x update period counter.

Note: The field CUPRCNT is read-only

### 47.7.39 PWM Comparison x Mode Update Register

**Name:** PWM\_CMPMUPDx

**Address:** 0x4002013C (0)[0], 0x4002014C (0)[1], 0x4002015C (0)[2], 0x4002016C (0)[3], 0x4002017C (0)[4], 0x4002018C (0)[5], 0x4002019C (0)[6], 0x400201AC (0)[7], 0x4005C13C (1)[0], 0x4005C14C (1)[1], 0x4005C15C (1)[2], 0x4005C16C (1)[3], 0x4005C17C (1)[4], 0x4005C18C (1)[5], 0x4005C19C (1)[6], 0x4005C1AC (1)[7]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	CUPRUPD			
15	14	13	12	11	10	9	8
–	–	–	–	CPRUPD			
7	6	5	4	3	2	1	0
CTRUPD				–	–	–	CENUPD

This register acts as a double buffer for the CEN, CTR, CPR and CUPR values. This prevents an unexpected comparison x match.

- **CENUPD: Comparison x Enable Update**

0: The comparison x is disabled and can not match.

1: The comparison x is enabled and can match.

- **CTRUPD: Comparison x Trigger Update**

The comparison x is performed when the value of the comparison x period counter (CPRCNT) reaches the value defined by CTR.

- **CPRUPD: Comparison x Period Update**

CPR defines the maximum value of the comparison x period counter (CPRCNT). The comparison x value is performed periodically once every CPR+1 periods of the channel 0 counter.

- **CUPRUPD: Comparison x Update Period Update**

Defines the time between each update of the comparison x mode and the comparison x value. This time is equal to CUPR+1 periods of the channel 0 counter.

## 47.7.40 PWM Channel Mode Register

**Name:** PWM\_CMRx [x=0..3]

**Address:** 0x40020200 (0)[0], 0x40020220 (0)[1], 0x40020240 (0)[2], 0x40020260 (0)[3], 0x4005C200 (1)[0], 0x4005C220 (1)[1], 0x4005C240 (1)[2], 0x4005C260 (1)[3]

**Access:** Read/Write

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	PPM	DTLI	DTHI	DTE	
15	14	13	12	11	10	9	8	
–	–	TCTS	DPOLI	UPDS	CES	CPOL	CALG	
7	6	5	4	3	2	1	0	
–	–	–	–	CPRE				–

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the [PWM Write Protection Status Register](#).

### • CPRE: Channel Pre-scaler

Value	Name	Description
0	MCK	Peripheral clock
1	MCK_DIV_2	Peripheral clock/2
2	MCK_DIV_4	Peripheral clock/4
3	MCK_DIV_8	Peripheral clock/8
4	MCK_DIV_16	Peripheral clock/16
5	MCK_DIV_32	Peripheral clock/32
6	MCK_DIV_64	Peripheral clock/64
7	MCK_DIV_128	Peripheral clock/128
8	MCK_DIV_256	Peripheral clock/256
9	MCK_DIV_512	Peripheral clock/512
10	MCK_DIV_1024	Peripheral clock/1024
11	CLKA	Clock A
12	CLKB	Clock B

### • CALG: Channel Alignment

0: The period is left-aligned.

1: The period is center-aligned.

### • CPOL: Channel Polarity

0: The OCx output waveform (output from the comparator) starts at a low level.

1: The OCx output waveform (output from the comparator) starts at a high level.

- **CES: Counter Event Selection**

The bit CES defines when the channel counter event occurs when the period is center-aligned (flag CHIDx in [PWM Interrupt Status Register 1](#)).

CALG = 0 (Left Alignment):

0/1: The channel counter event occurs at the end of the PWM period.

CALG = 1 (Center Alignment):

0: The channel counter event occurs at the end of the PWM period.

1: The channel counter event occurs at the end of the PWM period and at half the PWM period.

- **UPDS: Update Selection**

When the period is center aligned, the bit UPDS defines when the update of the duty cycle, the polarity value/mode occurs after writing the corresponding update registers.

CALG = 0 (Left Alignment):

0/1: The update always occurs at the end of the PWM period after writing the update register(s).

CALG = 1 (Center Alignment):

0: The update occurs at the next end of the PWM period after writing the update register(s).

1: The update occurs at the next end of the PWM half period after writing the update register(s).

- **DPOLI: Disabled Polarity Inverted**

0: When the PWM channel x is disabled(CHIDx(PWM\_SR) = 0), the OCx output waveform is the same as the one defined by the CPOL bit.

1: When the PWM channel x is disabled(CHIDx(PWM\_SR) = 0), the OCx output waveform is inverted compared to the one defined by the CPOL bit.

- **TCTS: Timer Counter Trigger Selection**

0: The comparator of the channel x (OCx) is used as the trigger source for the Timer Counter (TC).

1: The counter events of the channel x is used as the trigger source for the Timer Counter (TC).

- **DTE: Dead-Time Generator Enable**

0: The dead-time generator is disabled.

1: The dead-time generator is enabled.

- **DTHI: Dead-Time PWMHx Output Inverted**

0: The dead-time PWMHx output is not inverted.

1: The dead-time PWMHx output is inverted.

- **DTLI: Dead-Time PWMLx Output Inverted**

0: The dead-time PWMLx output is not inverted.

1: The dead-time PWMLx output is inverted.

- **PPM: Push-Pull Mode**

0: The Push-Pull mode is disabled for the channel x.

1: The Push-Pull mode is enabled for the channel x.

#### 47.7.41 PWM Channel Duty Cycle Register

**Name:** PWM\_CDTYx [x=0..3]

**Address:** 0x40020204 (0)[0], 0x40020224 (0)[1], 0x40020244 (0)[2], 0x40020264 (0)[3], 0x4005C204 (1)[0], 0x4005C224 (1)[1], 0x4005C244 (1)[2], 0x4005C264 (1)[3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CDTY							
15	14	13	12	11	10	9	8
CDTY							
7	6	5	4	3	2	1	0
CDTY							

Only the first 16 bits (channel counter size) are significant.

- **CDTY: Channel Duty-Cycle**

Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM\_CPRDx).

#### 47.7.42 PWM Channel Duty Cycle Update Register

**Name:** PWM\_CDTYUPD<sub>x</sub> [x=0..3]

**Address:** 0x40020208 (0)[0], 0x40020228 (0)[1], 0x40020248 (0)[2], 0x40020268 (0)[3], 0x4005C208 (1)[0], 0x4005C228 (1)[1], 0x4005C248 (1)[2], 0x4005C268 (1)[3]

**Access:** Write-only.

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CDTYUPD							
15	14	13	12	11	10	9	8
CDTYUPD							
7	6	5	4	3	2	1	0
CDTYUPD							

This register acts as a double buffer for the CDTY value. This prevents an unexpected waveform when modifying the waveform duty-cycle.

Only the first 16 bits (channel counter size) are significant.

- **CDTYUPD: Channel Duty-Cycle Update**

Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM\_CPRD<sub>x</sub>).

### 47.7.43 PWM Channel Period Register

**Name:** PWM\_CPRDx [x=0..3]

**Address:** 0x4002020C (0)[0], 0x4002022C (0)[1], 0x4002024C (0)[2], 0x4002026C (0)[3], 0x4005C20C (1)[0], 0x4005C22C (1)[1], 0x4005C24C (1)[2], 0x4005C26C (1)[3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CPRD							
15	14	13	12	11	10	9	8
CPRD							
7	6	5	4	3	2	1	0
CPRD							

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the [PWM Write Protection Status Register](#). Only the first 16 bits (channel counter size) are significant.

#### • CPRD: Channel Period

If the waveform is left-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM peripheral clock divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(X \times CPRD)}{f_{\text{peripheral clock}}}$$

- By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(CPRD \times DIVA)}{f_{\text{peripheral clock}}} \text{ or } \frac{(CPRD \times DIVB)}{f_{\text{peripheral clock}}}$$

If the waveform is center-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM peripheral clock divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{f_{\text{peripheral clock}}}$$

- By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times CPRD \times DIVA)}{f_{\text{peripheral clock}}} \text{ or } \frac{(2 \times CPRD \times DIVB)}{f_{\text{peripheral clock}}}$$



#### 47.7.44 PWM Channel Period Update Register

**Name:** PWM\_CPRDUPDx [x=0..3]

**Address:** 0x40020210 (0)[0], 0x40020230 (0)[1], 0x40020250 (0)[2], 0x40020270 (0)[3], 0x4005C210 (1)[0], 0x4005C230 (1)[1], 0x4005C250 (1)[2], 0x4005C270 (1)[3]

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CPRDUPD							
15	14	13	12	11	10	9	8
CPRDUPD							
7	6	5	4	3	2	1	0
CPRDUPD							

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the [PWM Write Protection Status Register](#).

This register acts as a double buffer for the CPRD value. This prevents an unexpected waveform when modifying the waveform period.

Only the first 16 bits (channel counter size) are significant.

##### • CPRDUPD: Channel Period Update

If the waveform is left-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM peripheral clock divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(X \times \text{CPRDUPD})}{f_{\text{peripheral clock}}}$$

- By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(\text{CPRDUPD} \times \text{DIVA})}{f_{\text{peripheral clock}}} \text{ or } \frac{(\text{CPRDUPD} \times \text{DIVB})}{f_{\text{peripheral clock}}}$$

If the waveform is center-aligned, then the output waveform period depends on the channel counter source clock and can be calculated:

- By using the PWM peripheral clock divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times \text{CPRDUPD})}{f_{\text{peripheral clock}}}$$

- By using the PWM peripheral clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times \text{CPRDUPD} \times \text{DIVA})}{f_{\text{peripheral clock}}} \text{ or } \frac{(2 \times \text{CPRDUPD} \times \text{DIVB})}{f_{\text{peripheral clock}}}$$

#### 47.7.45 PWM Channel Counter Register

**Name:** PWM\_CCNTx [x=0..3]

**Address:** 0x40020214 (0)[0], 0x40020234 (0)[1], 0x40020254 (0)[2], 0x40020274 (0)[3], 0x4005C214 (1)[0], 0x4005C234 (1)[1], 0x4005C254 (1)[2], 0x4005C274 (1)[3]

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
CNT							
15	14	13	12	11	10	9	8
CNT							
7	6	5	4	3	2	1	0
CNT							

Only the first 16 bits (channel counter size) are significant.

- **CNT: Channel Counter Register**

Channel counter value. This register is reset when:


- the channel is enabled (writing CHIDx in the PWM\_ENA register).
- the channel counter reaches CPRD value defined in the PWM\_CPRDx register if the waveform is left-aligned.

#### 47.7.46 PWM Channel Dead Time Register

**Name:** PWM\_DT<sub>x</sub> [x=0..3]

**Address:** 0x40020218 (0)[0], 0x40020238 (0)[1], 0x40020258 (0)[2], 0x40020278 (0)[3], 0x4005C218 (1)[0], 0x4005C238 (1)[1], 0x4005C258 (1)[2], 0x4005C278 (1)[3]

**Access:** Read/Write



This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the [PWM Write Protection Status Register](#). Only the first 16 bits (dead-time counter size) of fields DTH and DTL are significant.

- **DTH: Dead-Time Value for PWMHx Output**

Defines the dead-time value for PWMHx output. This value must be defined between 0 and the value (CPRD – CDTY) (PWM\_CPRD<sub>x</sub> and PWM\_CDTY<sub>x</sub>).

- **DTL: Dead-Time Value for PWMLx Output**


Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM\_CDTY<sub>x</sub>).

## 47.7.47 PWM Channel Dead Time Update Register

**Name:** PWM\_DTUPDx [x=0..3]

**Address:** 0x4002021C (0)[0], 0x4002023C (0)[1], 0x4002025C (0)[2], 0x4002027C (0)[3], 0x4005C21C (1)[0], 0x4005C23C (1)[1], 0x4005C25C (1)[2], 0x4005C27C (1)[3]

**Access:** Write-only



This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the [PWM Write Protection Status Register](#).

This register acts as a double buffer for the DTH and DTL values. This prevents an unexpected waveform when modifying the dead-time values.

Only the first 16 bits (dead-time counter size) of fields DTHUPD and DTLUPD are significant.

- **DTHUPD: Dead-Time Value Update for PWMHx Output**

Defines the dead-time value for PWMHx output. This value must be defined between 0 and the value (CPRD – CDTY) (PWM\_CPRDx and PWM\_CDTYx). This value is applied only at the beginning of the next channel x PWM period.

- **DTLUPD: Dead-Time Value Update for PWMLx Output**

Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM\_CDTYx). This value is applied only at the beginning of the next channel x PWM period.

#### 47.7.48 PWM Channel Mode Update Register

**Name:** PWM\_CMUPD<sub>x</sub> [x=0..3]

**Address:** 0x40020400 (0)[0], 0x40020420 (0)[1], 0x40020440 (0)[2], 0x40020460 (0)[3], 0x4005C400 (1)[0], 0x4005C420 (1)[1], 0x4005C440 (1)[2], 0x4005C460 (1)[3]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	CPOLINVUP	–	–	–	CPOLUP	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	–

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the [PWM Write Protection Status Register](#). This register acts as a double buffer for the CPOL value. This prevents an unexpected waveform when modifying the polarity value.

- **CPOLUP: Channel Polarity Update**

The write of this bit is taken into account only if the bit CPOLINVUP is written at '0' at the same time.

0: The OC<sub>x</sub> output waveform (output from the comparator) starts at a low level.

1: The OC<sub>x</sub> output waveform (output from the comparator) starts at a high level.

- **CPOLINVUP: Channel Polarity Inversion Update**

If this bit is written at '1', the write of the bit CPOLUP is not taken into account.

0: No effect.

1: The OC<sub>x</sub> output waveform (output from the comparator) is inverted.

## 47.7.49 PWM External Trigger Register

**Name:** PWM\_ETRGx [x=1..4]

**Address:** 0x4002042C (0)[1], 0x4002044C (0)[2], 0x4002046C (0)[3], 0x4002048C (0)[4], 0x4005C42C (1)[1], 0x4005C44C (1)[2], 0x4005C46C (1)[3], 0x4005C48C (1)[4]

**Access:** Read/Write

31	30	29	28	27	26	25	24
RFEN	TRGSRC	TRGFILT	TRGEDGE	–	–	TRGMODE	
23	22	21	20	19	18	17	16
MAXCNT							
15	14	13	12	11	10	9	8
MAXCNT							
7	6	5	4	3	2	1	0
MAXCNT							

- **MAXCNT: Maximum Counter value**

Maximum channel x counter value measured at TRGINx event since the last read of the register.

At TRGINx event, if the channel x counter value is greater than the stored MAXCNT value then MAXCNT is updated by the channel x counter value.

- **TRGMODE: External Trigger Mode**

Value	Name	Description
0	OFF	External trigger is not enabled.
1	MODE1	External PWM Reset Mode
2	MODE2	External PWM Start Mode
3	MODE3	Cycle-by-cycle Duty Mode

- **TRGEDGE: Edge Selection**

Value	Name	Description
0	FALLING_ZERO	TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0
1	RISING_ONE	TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1

- **TRGFILT: Filtered input**

0: The external trigger input x is not filtered.

1: The external trigger input x is filtered.

- **RFEN: Recoverable Fault Enable**

0: The TRGINx signal does not generate a recoverable fault.

1: The TRGINx signal generate a recoverable fault in place of the fault x input.

- **TRGSRC: Trigger Source**

0: The TRGINx signal is driven by the PWMTRGx input.

1: The TRGINx signal is driven by the Analog Comparator Controller.

## 47.7.50 PWM Leading-Edge Blanking Register

**Name:** PWM\_LEBRx [x=1..4]

**Address:** 0x40020430 (0)[1], 0x40020450 (0)[2], 0x40020470 (0)[3], 0x40020490 (0)[4], 0x4005C430 (1)[1], 0x4005C450 (1)[2], 0x4005C470 (1)[3], 0x4005C490 (1)[4]

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	PWMHREN	PWMHFEN	PWMLREN	PWMLFEN
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	LEBDELAY						

- **LEBDELAY: Leading-Edge Blanking Delay for TRGINx**

Leading-edge blanking duration for external trigger x input. The delay is calculated according to the following formula:

$$\text{LEBDELAY} = (f_{\text{CCK}} \times \text{Delay}) + 1$$

- **PWMLFEN: PWML Falling Edge Enable**

0: Leading-edge blanking is disabled on PWMLx output falling edge.

1: Leading-edge blanking is enabled on PWMLx output falling edge.

- **PWMLREN: PWML Rising Edge Enable**

0: Leading-edge blanking is disabled on PWMLx output rising edge.

1: Leading-edge blanking is enabled on PWMLx output rising edge.

- **PWMHFEN: PWMH Falling Edge Enable**

0: Leading-edge blanking is disabled on PWMHx output falling edge.

1: Leading-edge blanking is enabled on PWMHx output falling edge.

- **PWMHREN: PWMH Rising Edge Enable**

0: Leading-edge blanking is disabled on PWMHx output rising edge.

1: Leading-edge blanking is enabled on PWMHx output rising edge.



## 48. Analog Front-End Controller (AFEC)

### 48.1 Description

The Analog Front-End Controller (AFEC) is based on an Analog Front-End cell (AFE) integrating a 12-bit Analog-to-Digital Converter (ADC), a Programmable Gain Amplifier (PGA), a Digital-to-Analog Converter (DAC) and two 6-to-1 analog multiplexers, making possible the analog-to-digital conversions of 12 analog lines (in single Sample-and-Hold mode) or two simultaneous conversions of 6 analog lines (in dual Sample-and-Hold mode). The conversions extend from 0V to VREFP. The AFEC supports a 12-bit resolution mode which can be extended up to a 16-bit resolution by digital averaging.

Conversion results are reported in a common register for all channels, as well as in a channel-dedicated register.

Software trigger, external trigger on rising edge of the AFE\_ADTRG pin or internal triggers from Timer Counter output(s) are configurable.

The comparison circuitry allows automatic detection of values below a threshold, higher than a threshold, in a given range or outside the range. Thresholds and ranges are fully configurable.

The AFEC internal fault output is directly connected to PWM Fault input. This input can be asserted by means of comparison circuitry in order to immediately put the PWM outputs in a safe state (pure combinational path).

The AFEC also integrates a Sleep mode and a conversion sequencer and connects with a DMA channel. These features reduce both power consumption and processor intervention.

The AFEC has a selectable single-ended or fully differential input and benefits from a 2-bit programmable gain. A set of reference voltages is generated internally from a single external reference voltage node that may be equal to the analog supply voltage. An external decoupling capacitance is required for noise filtering.

A digital error correction circuit based on the multi-bit redundant signed digit (RSD) algorithm is employed in order to reduce INL and DNL errors.


Finally, the user can configure AFE timings, such as startup time and tracking time.

## 48.2 Embedded Characteristics

- 12-bit resolution up to 16-bit resolution by digital averaging
- 2MHz Conversion Rate
- Wide Range of Power Supply Operation
- Selectable Single-ended or Differential Input Voltage
- Selectable Single or Dual Sample-and-Hold Mode
- Programmable Gain for Maximum Full-Scale Input Range  $0-V_{DD}$
- Programmable Offset Per Channel
- Automatic correction of offset and gain errors
- Integrated Multiplexers Offering Up to 12 Independent Analog Inputs
- Individual Enable and Disable of Each Channel
- Hardware or Software Trigger
  - External trigger pin
  - Timer counter outputs (corresponding TIOA trigger)
  - PWM event line
- Drive of PWM Fault Input
- DMA Support
- Possibility of AFE Timings Configuration
- Two Sleep Modes and Conversion Sequencer
  - Automatic wake-up on trigger and back to sleep mode after conversions of all enabled channels
  - Possibility of customized channel sequence
- Standby Mode for Fast Wake-up Time Response
  - Power-down capability
- Automatic Window Comparison of Converted Values
- Register Write Protection

## 48.3 Block Diagram

Figure 48-1. Analog Front-End Controller Block Diagram



## 48.4 Signal Description

Table 48-1. AFEC Signal Description

Pin Name	Description
VREFP	Reference voltage
VREFN	Reference voltage
AFE_AD0—AFE_AD11 <sup>(1)</sup>	Analog input channels
AFE_ADTRG	External trigger

Note: 1. AFE\_AD11 is not an actual pin but is connected to a temperature sensor.

## 48.5 Product Dependencies

### 48.5.1 I/O Lines

The digital input AFE\_ADTRG is multiplexed with digital functions on the I/O line and the selection of AFE\_ADTRG is made using the PIO Controller.

The analog inputs AFE\_ADx are multiplexed with digital functions on the I/O lines. AFE\_ADx inputs are selected as inputs of the AFEC when writing a one in the corresponding CHx bit of AFEC\_CHER and the digital functions are not selected.

**Table 48-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
AFEC0	AFE0_ADTRG	PA8	B
AFEC0	AFE0_AD0	PD30	X1
AFEC0	AFE0_AD1/PIODCEN2	PA21	X1
AFEC0	AFE0_AD2/WKUP12	PB3	X1
AFEC0	AFE0_AD3	PE5	X1
AFEC0	AFE0_AD4	PE4	X1
AFEC0	AFE0_AD5	PB2	X1
AFEC0	AFE0_AD6	PA17	X1
AFEC0	AFE0_AD7	PA18	X1
AFEC0	AFE0_AD8/WKUP9	PA19	X1
AFEC0	AFE0_AD9/WKUP10	PA20	X1
AFEC0	AFE0_AD10/RTCOUT0	PB0	X1
AFEC1	AFE1_ADTRG	PD9	C
AFEC1	AFE1_AD0/RTCOUT1	PB1	X1
AFEC1	AFE1_AD1	PC13	X1
AFEC1	AFE1_AD2	PC15	X1
AFEC1	AFE1_AD3	PC12	X1
AFEC1	AFE1_AD4	PC29	X1
AFEC1	AFE1_AD5	PC30	X1
AFEC1	AFE1_AD6	PC31	X1
AFEC1	AFE1_AD7	PC26	X1
AFEC1	AFE1_AD8	PC27	X1
AFEC1	AFE1_AD9	PC0	X1
AFEC1	AFE1_AD10	PE3	X1
AFEC1	AFE1_AD11	PE0	X1

### 48.5.2 Power Management

The AFEC is not continuously clocked. The programmer must first enable the AFEC peripheral clock in the Power Management Controller (PMC) before using the AFEC. However, if the application does not require AFEC operations, the peripheral clock can be stopped when not needed and restarted when necessary.

When the AFEC is in Sleep mode, the peripheral clock must always be enabled.

### 48.5.3 Interrupt Sources

The AFEC interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the AFEC interrupt requires the interrupt controller to be programmed first.

**Table 48-3. Peripheral IDs**

Instance	ID
AFEC0	29
AFEC1	40

### 48.5.4 Temperature Sensor

The temperature sensor is connected to Channel 11 of the AFEC.

The temperature sensor provides an output voltage  $V_T$  that is proportional to the absolute temperature (PTAT).

### 48.5.5 Timer Triggers

Timer Counters may or may not be used as hardware triggers depending on user requirements. Thus, some or all of the timer counters may be unconnected.

### 48.5.6 PWM Event Line

PWM event lines may or may not be used as hardware triggers depending on user requirements.

### 48.5.7 Fault Output

The AFEC has the Fault output connected to the FAULT input of PWM. Refer to [Section 48.6.17 "Fault Output"](#) and implementation of the PWM in the product.

### 48.5.8 Conversion Performances

For performance and electrical characteristics of the AFE, refer [Section 54.8 "AFE Characteristics"](#).

## 48.6 Functional Description


### 48.6.1 Analog Front-End Conversion

The AFE embeds programmable gain amplifiers that must be enabled prior to any conversion. The bits PGA0EN and PGA1EN in the Analog Control register (AFEC\_ACR) must be set.


The AFE uses the AFE clock to perform conversions. Converting a single analog value to a 12-bit digital data requires tracking clock cycles as defined in the field TRACKTIM of the Mode register (AFEC\_MR), as well as transfer clock cycles as defined in the field TRANSFER of the same register. The AFE clock frequency is selected in the PRESCAL field of the AFEC\_MR. The tracking phase starts during the conversion of the previous channel. If the tracking time is longer than the conversion time, the tracking phase is extended to the end of the previous conversion.

The AFE clock frequency ranges from  $f_{\text{peripheral clock}}/2$  if PRESCAL is 1, and  $f_{\text{peripheral clock}}/512$  if PRESCAL is set to 255 (0xFF). PRESCAL must be programmed to provide the AFE clock frequency given in [Section 54.8 "AFE Characteristics"](#).

**Figure 48-2. Sequence of AFE Conversions when Tracking Time > Conversion Time**



**Figure 48-3. Sequence of AFE Conversions when Tracking Time < Conversion Time**



### 48.6.2 Conversion Reference

The conversion is performed on a full range between 0V and the reference voltage carried on pin VREFP. Analog inputs between these voltages convert to values based on a linear conversion.

### 48.6.3 Conversion Resolution

The AFEC supports 12-bit native resolutions. Writing two or more to the RES field in the Extended Mode register (AFEC\_EMR) automatically enables the Enhanced Resolution mode. For details on this mode, see [Section 48.6.14](#).

Moreover, when a DMA channel is connected to the AFEC, a resolution lower than 16 bits sets the transfer request size to 16 bits.


## 48.6.4 Conversion Results

When a conversion is completed, the resulting 12-bit digital value is stored in an internal register (one register for each channel) that can be read by means of the Channel Data Register (AFEC\_CDR) and the Last Converted Data Register (AFEC\_LCDR). By setting the bit TAG in the AFEC\_EMR, the AFEC\_LCDR presents the channel number associated with the last converted data in the CHNB field.

The bits EOCx, where 'x' corresponds to the value programmed in the CSEL bit of AFEC\_CSELR, and DRDY in the Interrupt Status Register (AFEC\_ISR) are set. In the case of a connected DMA channel, DRDY rising triggers a data transfer request. In any case, either EOCx or DRDY can trigger an interrupt.

Reading the AFEC\_CDR clears the EOCx bit. Reading AFEC\_LCDR clears the DRDY bit and the EOCx bit corresponding to the last converted channel.

**Figure 48-4. EOCx and DRDY Flag Behavior**






If AFEC\_CDR is not read before further incoming data is converted, the corresponding OVREx flag is set in the Overrun Status Register (AFEC\_OVER).

New data converted when DRDY is high sets the GOVRE bit in AFEC\_ISR.

The OVREx flag is automatically cleared when AFEC\_OVER is read, and the GOVRE flag is automatically cleared when AFEC\_ISR is read.

**Figure 48-5. EOCx, GOVRE and OVREx Flag Behavior**



**Warning:** If the corresponding channel is disabled during a conversion, or if it is disabled and then reenabled during a conversion, its associated data and its corresponding EOCx and GOVRE flags in AFEC\_ISR and OVREx flags in AFEC\_OVER are unpredictable.

## 48.6.5 Conversion Results Format

The conversion results can be signed (2's complement) or unsigned depending on the value of the SIGNMODE field in AFEC\_EMR.

Four modes are available:

- Results of channels configured in single-ended mode are unsigned; results of channels configured in differential mode are signed.
- Results of channels configured in single-ended mode are signed; results of channels configured in differential mode are unsigned.
- Results of all channels are unsigned.
- Results of all channels are signed.

If conversion results are signed and resolution is less than 16 bits, the sign is extended up to the bit 15 (e.g., 0xF43 for 12-bit resolution will be read as 0xFF43 and 0x467 will be read as 0x0467).

## 48.6.6 Conversion Triggers


Conversions of the active analog channels are started with a software or hardware trigger. The software trigger is provided by writing the Control Register (AFEC\_CR) with the START bit at 1.

The hardware trigger can be one of the TIOA outputs of the Timer Counter channels, PWM Event line, or the external trigger input of the AFEC (ADTRG). The hardware trigger is selected with the TRGSEL field in the AFEC\_MR. The selected hardware trigger is enabled with the TRGEN bit in the AFEC\_MR.

The minimum time between two consecutive trigger events must be strictly greater than the duration time of the longest conversion sequence according to configuration of registers AFEC\_MR, AFEC\_CHSR, AFEC\_SEQ1R, AFEC\_SEQ2R.

If a hardware trigger is selected, the start of a conversion is triggered after a delay starting at each rising edge of the selected signal. Due to asynchronous handling, the delay may vary in a range of two peripheral clock periods to one AFE clock period.

**Figure 48-6. Conversion Start with the Hardware Trigger**



If one of the TIOA outputs is selected, the corresponding Timer Counter channel must be programmed in Waveform mode.

Only one start command is necessary to initiate a conversion sequence on all the channels. The AFEC hardware logic automatically performs the conversions on the active channels, then waits for a new request. The Channel Enable (AFEC\_CHER) and Channel Disable (AFEC\_CHDR) registers permit the analog channels to be enabled or disabled independently.

If the AFEC is used with a DMA, only the transfers of converted data from enabled channels are performed and the resulting data buffers should be interpreted accordingly.

## 48.6.7 Sleep Mode and Conversion Sequencer

The AFEC Sleep mode maximizes power saving by automatically deactivating the AFE when it is not being used for conversions. Sleep mode is selected by setting the SLEEP bit in AFEC\_MR.

Sleep mode is managed by a conversion sequencer, which automatically processes the conversions of all channels at lowest power consumption.

This mode can be used when the minimum period of time between two successive trigger events is greater than the startup period of the AFEC. Refer to [Section 54.8 "AFE Characteristics"](#).

When a start conversion request occurs, the AFE is automatically activated. As the analog cell requires a start-up time, the logic waits during this lapse and starts the conversion on the enabled channels. When all conversions are complete, the AFE is deactivated until the next trigger. Triggers occurring during the sequence are not taken into account.

A fast wake-up mode is available in the AFEC\_MR as a compromise between power-saving strategy and responsiveness. Setting the FWUP bit enables the Fast Wake-up mode. In Fast Wake-up mode, the AFE is not fully deactivated while no conversion is requested, thereby providing lower power savings but faster wake-up.

The conversion sequencer allows automatic processing with minimum processor intervention and optimized power consumption. Conversion sequences are performed periodically using a Timer/Counter output or the PWM event line.

The DMA can automatically process the periodic acquisition of several samples without processor intervention.

The sequence can be customized by programming the Channel Sequence registers AFEC\_SEQ1R and AFEC\_SEQ2R and setting the USEQ bit of the AFEC\_MR. The user selects a specific order of channels and can program up to 12 conversions by sequence. The user may create a personal sequence by writing channel numbers in AFEC\_SEQ1R and AFEC\_SEQ2R. Channel numbers can be written in any order and repeated several times. Only enabled USCHx fields are converted. Thus, to program a 15-conversion sequence, the user disables AFEC\_CHSR.CH15, thus disabling the field USCH15 of AFEC\_SEQ2R.

Note: The reference voltage pins always remain connected in Normal mode as in Sleep mode.

#### 48.6.8 Comparison Window

The AFEC features automatic comparison functions. It compares converted values to a low threshold, a high threshold or both, depending on the value of the CMPMODE bit in AFEC\_EMR. The comparison can be done on all channels or only on the channel specified in the CMPSEL field of AFEC\_EMR. To compare all channels, the CMPALL bit in AFEC\_EMR must be set.

Moreover, a filtering option can be set by writing the number of consecutive comparison errors needed to raise the flag. This number can be written and read in the CMPFILTER field of the AFEC\_EMR.

The flag can be read on the COMPE bit of the AFEC\_ISR and can trigger an interrupt.

The high threshold and the low threshold can be read/written in the Compare Window Register (AFEC\_CWR).

Depending on the sign of the conversion, chosen by setting the SIGNMODE bit in the [AFEC Extended Mode Register](#), the high threshold and low threshold values must be signed or unsigned to maintain consistency during the comparison. If the conversion is signed, both thresholds must also be signed; if the conversion is unsigned, both thresholds must be unsigned. If comparison occurs on all channels, the SIGNMODE bit must be set to ALL\_UNSIGNED or ALL\_SIGNED and thresholds must be set accordingly.

#### 48.6.9 Differential Inputs

The AFE can be used either as a single-ended AFE (AFEC\_DIFFR.DIFF = 0) or as a fully differential AFE (AFEC\_DIFFR.DIFF = 1). By default, after a reset, the AFE is in Single-ended mode.

The AFEC can apply a different mode on each channel.

The same inputs are used in Single-ended or Differential mode.

Depending on the AFE mode, the analog multiplexer selects one or two inputs to map to a channel. [Table 48-4](#) provides input mapping for both modes.

**Table 48-4. Input Pins and Channel Number**

Input Pins	Channel Number	
	Single-ended Mode	Differential Mode
AFE_AD0	CH0	CH0
AFE_AD1	CH1	
...	...	...
AFE_AD10	CH10	CH10
AFE_AD11	CH11	

#### 48.6.10 Sample-and-Hold Modes

The AFE can be configured in either single Sample-and-Hold mode (AFEC\_SHMR.DUALx = 0) or dual Sample-and-Hold mode (AFEC\_SHMR.DUALx = 1). By default, after a reset, the AFE is in single Sample-and-Hold mode.

The AFEC can apply a different mode on each channel.

The same inputs are used in single Sample-and-Hold mode or in dual Sample-and-Hold mode. Single-ended/Differential mode and single/dual Sample-and-Hold mode can be combined. See [Table 48-5](#) and [Table 48-6](#).

**Table 48-5. Input Pins and Channel Number In Dual Sample-and-Hold Mode**

Single-Ended Input Pins	Differential Input Pins	Channel Numbers
AFE_AD0 & AFE_AD6	AFE_AD0-AD1 & AFE_AD6–AFE_AD7	CH0
AFE_AD1 & AFE_AD7	–	CH1
...	...	...
AFE_AD4 & AFE_AD10	AFE_AD4–AFE_AD5 & AFE_AD10–AFE_AD11	CH4
AFE_AD5 & AFE_AD11	–	CH5

**Table 48-6. Input Pins and Channel Number in Single Sample-and-Hold Mode**

Single-Ended Input Pins	Differential Input Pins	Channel Number
AFE_AD0	AFE_AD0-AFE_AD1	CH0
AFE_AD1	–	CH1
...	...	...
AFE_AD10	AFE_AD10–AFE_AD11	CH10
AFE_AD11	–	CH11

#### 48.6.11 Input Gain and Offset

The AFE has a built-in programmable gain amplifier (PGA) and programmable offset per channel through a DAC.

The programmable gain amplifier can be set to gains of 1, 2 and 4 and can be used for single-ended applications or for fully differential applications.

The AFEC can apply different gain and offset on each channel.


The gain is configured in the GAIN field of the Channel Gain Register (AFEC\_CGR) as shown in [Table 48-7](#).

**Table 48-7. Gain of the Sample-and-Hold Unit**

GAIN	GAIN (DIFFx = 0)	GAIN (DIFFx = 1)
0	1	1
1	2	2
2	4	4
3	4	4

The analog offset of the AFE is configured in the AOFF field in the [Channel Offset Compensation register \(AFEC\\_COCR\)](#). The offset is only available in Single-ended mode. When AOFF is configured to 0, the offset equals 0; when AOFF is configured to 4095 the offset equals  $V_{REFP} - 1 \text{ LSB}$ . All possible offset values are provided between these two limits according to the following formula:  $\text{AOFF} \times (V_{REF} \div 4096)$ .

**Figure 48-7. Analog Full Scale Ranges in Single-Ended/Differential Applications Versus Gain**



#### 48.6.12 AFE Timings

Each AFE has its own minimal startup time configured in the field STARTUP in AFEC\_MR.

A minimal tracking time is necessary for the AFE to guarantee the best converted final value between two channel selections. This time must be configured in the TRACKTIM field in the AFEC\_MR.

When the gain, offset or differential input parameters of the analog cell change between two channels, the analog cell may need a specific settling time before starting the tracking phase. In this case, the controller waits during the settling time defined in the AFEC\_MR.

**Warning:** No input buffer amplifier to isolate the source is included in the AFE. This must be taken into consideration to program a precise value in the TRACKTIM field. Refer to [Section 54.8 "AFE Characteristics"](#).

#### 48.6.13 Temperature Sensor

The temperature sensor is internally connected to channel index 11.

The AFEC manages temperature measurement in several ways. The different methods of measurement depend on the configuration bits TRGEN in the AFEC\_MR and CH11 in AFEC\_CHSR.


Temperature measurement can be triggered at the same rate as other channels by enabling the conversion channel 11.

If the bit CH11 in AFEC\_CHSR is enabled, the temperature sensor analog cell is switched on. If a user sequence is used, the last converted channel of the sequence is always the temperature sensor channel.


A manual start can be performed only if TRGEN bit in AFEC\_MR is disabled. When the START bit in AFEC\_CR is set, the temperature sensor channel conversion is scheduled together with the other enabled channels (if any). The result of the conversion is placed in an internal register that can be read in the AFEC\_CDR (AFEC\_CSELR must be programmed accordingly prior to reading AFEC\_CDR) and the associated flag EOC11 is set in the AFEC\_ISR.

The channel of the temperature sensor is periodically converted together with the other enabled channels and the result is placed into AFEC\_LCDR and an internal register (can be read in AFEC\_CDR). Thus the temperature conversion result is part of the Peripheral DMA Controller buffer. The temperature channel can be enabled/disabled at anytime, but this may not be optimal for downstream processing.

**Figure 48-8. Non-Optimized Temperature Conversion**



Assuming AFEC\_CHSR[0] = 1 and AFEC\_CHSR[TEMP] = 1 where TEMP is the index of the temperature sensor channel




The temperature factor has a slow variation rate and may be different from other conversion channels. As a result, the AFEC allows a different way of triggering temperature measurement when the bit RTCT is set in the AFEC\_TEMPMR but the CH11 is cleared in the AFEC\_CHSR.


In this configuration, the measurement is triggered every second by means of an internal trigger generated by the RTC. This trigger is always enabled and independent of the triggers used for other channels. It is selected in the TRGSEL field in AFEC\_MR. In this mode of operation, the temperature sensor is only powered for a period of time covering startup time and conversion time.

Every second, a conversion is scheduled for channel 11 but the result of the conversion is only uploaded to an internal register read by means of AFEC\_CDR, and not to AFEC\_LCDR. Therefore, the temperature channel is not part of the Peripheral DMA Controller buffer; only the enabled channel are kept in the buffer. The end of conversion of the temperature channel is reported by means of the EOC11 flag in AFEC\_ISR.

**Figure 48-9. Optimized Temperature Conversion Combined with Classical Conversions**



Assuming AFEC\_CHSR[0] = 1 and AFEC\_CHSR[TEMP] = 1 where TEMP is the index of the temperature sensor channel




If RTCT is set and TRGEN is cleared, then all channels are disabled (AFEC\_CHSR = 0) and only channel 11 is converted at a rate of one conversion per second.

This mode of operation, when combined with Sleep mode operation, provides a low-power mode for temperature measurement assuming there is no other AFE conversion to schedule at a higher sampling rate or no other channel to convert.

**Figure 48-10. Temperature Conversion Only**

AFEC\_CHSR = 0, AFE\_MR.TRGEN = 0 and AFEC\_TEMPMR.RTCT = 1  
AFEC\_TEMPMR.RTCT = 1





Moreover, it is possible to raise a flag only if there is predefined change in the temperature measurement. The user can define a range of temperature or a threshold in AFEC\_TEMPCLR and the mode of comparison in AFEC\_TEMPMR. These values define the way the TEMPCHG flag will be raised in AFEC\_ISR.

The TEMPCHG flag can be used to trigger an interrupt if there is an update/modification to be made in the system resulting from a temperature change.

In any case, if temperature sensor measurement is configured, the temperature can be read at anytime in AFEC\_CDR (AFEC\_CSELR must be programmed accordingly prior to reading AFEC\_CDR).

#### 48.6.14 Enhanced Resolution Mode and Digital Averaging Function

The Enhanced Resolution mode is enabled when the field RES is set to 13-bit resolution or higher in AFEC\_EMR. In this mode, the AFEC trades conversion performance for accuracy by averaging multiple samples, thus providing a digital low-pass filter function. The resolution mode selected determines the oversampling, which represents the performance reduction factor.

To increase the accuracy by averaging multiple samples, some noise must be present in the input signal. The noise level should be between one and two LSB peak-to-peak to get good averaging performance.

[Table 48-8](#) summarizes the oversampling ratio depending on the resolution mode selected.

**Table 48-8. Resolution and Oversampling Ratio**

Resolution Mode	Oversampling Ratio
13-bit	4
14-bit	16
15-bit	64
16-bit	256

Free Run mode is not supported if Enhanced Resolution mode is used.

The selected oversampling ratio applies to all enabled channels except the temperature sensor channel if triggered by an RTC event. See [Section 48.6.13 "Temperature Sensor"](#).

The average result is valid into an internal register (read by means of the AFEC\_CDR) only if EOCx (x corresponding to the index of the channel) flag is set in AFEC\_ISR and OVREx flag is cleared in the AFEC\_OVER. The average result is valid for all channels in the AFEC\_LCDR only if DRDY is set and GOVRE is cleared in the AFEC\_ISR.


Note that the AFEC\_CDR is not buffered. Therefore, when an averaging sequence is on-going, the value in this register changes after each averaging sample. However, overrun flags in the AFEC\_OVER rise as soon as the first sample of an averaging sequence is received. Thus the previous averaged value is not read, even if the new averaged value is not ready.

As a result, when an overrun flag rises in the AFEC\_OVER, this indicates only that the previous unread data is lost. It does not indicate that this data has been overwritten by the new averaged value, as the averaging sequence concerning this channel can still be on-going.

The samples can be defined in different ways for the averaging function depending on the configuration of the STM bit in AFEC\_EMR and the USEQ bit in AFEC\_MR.

When USEQ is cleared, there are two possible ways to generate the averaging through the trigger event. If the STM bit is cleared in AFEC\_EMR, every trigger event generates one sample for each enabled channel, as described in [Figure 48-11](#). Therefore, four trigger events are requested to get the result of averaging if RES = 2.


**Figure 48-11. Digital Averaging Function Waveforms over Multiple Trigger Events**



Note: 0i1,0i2,0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1\_0/1 are final result of average function.

If the STM bit is set in AFEC\_EMR and the USEQ bit is cleared in AFEC\_MR, the sequence to be converted, defined in the AFEC\_CHSR, is automatically repeated n times, where n corresponds to the oversampling ratio defined in the RES field in AFEC\_EMR. As a result, only one trigger is required to get the result of the averaging function as shown in [Figure 48-12](#).

**Figure 48-12. Digital Averaging Function Waveforms on a Single Trigger Event**



Note: 0i1, 0i2, 0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1\_0/1 are final result of average function.

When USEQ is set, the user can define the channel sequence to be converted by configuring AFEC\_SEQxR and AFEC\_CHER so that channels are not interleaved during the averaging period. Under these conditions, a sample is defined for each end of conversion as described in [Figure 48-13](#).


Therefore, if the same channel is configured to be converted four times consecutively and RES = 2 in the AFEC\_EMR, the averaging result is placed in the corresponding channel internal data register (read by means of the AFEC\_CDR) and the AFEC\_LCDR for each trigger event.

In this case, the AFE real sample rate remains the maximum AFE sample rate divided by 4.

When USEQ is set and the RES field enables the Enhanced Resolution mode, it is important to note that the user sequence must be a sequence being an integer multiple of 4 (i.e., the number of the enabled channel in the Channel Status register (AFEC\_CHSR) must be an integer multiple of 4 and the AFEC\_SEQxR must be a series of 4 times the same channel index).

**Figure 48-13. Digital Averaging Function Waveforms on a Single Trigger Event, Non-interleaved**

AFEC\_EMR.EMR = 2, STM = 1, AFEC\_CHSR[7:0] = 0xFF and AFEC\_MR.USEQ = 1  
 AFEC\_SEQ1R = 0x1111\_0000



Note: 0i1, 0i2, 0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1\_0/1 are final result of average function.

#### 48.6.15 Automatic Error Correction

The AFEC features automatic error correction of conversion results. Offset and gain error corrections are available. The correction can be enabled for each channel and correction values (offset and gain) are defined per Sample & Hold unit.

To enable error correction, the ECORR bit must be set in the AFEC Channel Error Correction Register (AFEC\_CECR). The offset and gain values used to compensate the results are set per Sample & Hold unit basis using the AFEC Correction Select Register (AFEC\_COSR) and the AFEC Correction Values Register (AFEC\_CVR). The selection register (AFEC\_COSR) is used to select the Sample & Hold unit to be displayed in AFEC\_CVR. This selection applies both to read and write operations in AFEC\_CVR.

The final conversion result after error correction is obtained using the following formula, with:

- OFFSETCORR—the Offset Correction value. OFFSETCORR is a signed value.
- GAINCORR—the Gain Correction value
- Gs—the size of the GAINCORR field, equal to 11
- ConvValue—the value converted by the AFE (as returned in AFEC\_LCDR or AFEC\_CDR)
- Resolution—the resolution used to process the conversion (either 12, 13, 14, 15, or 16).

$$\text{CorrectedData} = (\text{ConvertedData} + \text{OFFSETCORR}) \times \frac{\text{GAINCORR}}{2^{(Gs - 1)}}$$

#### 48.6.16 Buffer Structure

The DMA read channel is triggered each time a new data is stored in AFEC\_LCDR. The same structure of data is repeatedly stored in AFEC\_LCDR each time a trigger event occurs. Depending on the user mode of operation (AFEC\_MR, AFEC\_CHSR, AFEC\_SEQ1R, AFEC\_SEQ2R) the structure differs. When TAG is cleared, each data transferred to DMA buffer is carried on a half-word (16-bit) and consists of the last converted data right-aligned. When TAG is set, this data is carried on a word buffer (32-bit) and CHNB carries the channel number, thus simplifying post-processing in the DMA buffer and ensuring the integrity of the DMA buffer.

#### 48.6.17 Fault Output

The AFEC internal fault output is directly connected to PWM fault input. Fault output may be asserted depending on the configuration of AFEC\_EMR and AFEC\_CWR and converted values. When the compare occurs, the AFEC fault output generates a pulse of one peripheral clock cycle to the PWM fault input. This fault line can be enabled or disabled within the PWM. If it is activated and asserted by the AFEC, the PWM outputs are immediately placed in a safe state (pure combinational path). Note that the AFEC fault output connected to the PWM is not the COMPE bit. Thus the Fault Mode (FMODE) within the PWM configuration must be FMODE = 1.

#### 48.6.18 Register Write Protection

To prevent any single software error from corrupting AFEC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [AFEC Write Protection Mode Register](#) (AFEC\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the [AFEC Write Protection Status Register](#) (AFEC\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS flag is automatically cleared by reading the AFEC\_WPSR.

The protected registers are:

- [AFEC Mode Register](#)
- [AFEC Extended Mode Register](#)
- [AFEC Channel Sequence 1 Register](#)
- [AFEC Channel Sequence 2 Register](#)
- [AFEC Channel Enable Register](#)
- [AFEC Channel Disable Register](#)
- [AFEC Compare Window Register](#)
- [AFEC Channel Gain Register](#)
- [AFEC Channel Selection Register](#)
- [AFEC Channel Offset Compensation Register](#)
- [AFEC Temperature Sensor Mode Register](#)
- [AFEC Temperature Compare Window Register](#)
- [AFEC Analog Control Register](#)
- [AFEC Sample & Hold Mode Register](#)
- [AFEC Correction Select Register](#)
- [AFEC Correction Values Register](#)
- [AFEC Channel Error Correction Register](#)

## 48.7 Analog Front-End Controller (AFEC) User Interface

**Table 48-9. Register Mapping**

Offset <sup>(2)</sup>	Register	Name	Access	Reset
0x00	AFEC Control Register	AFEC_CR	Write-only	–
0x04	AFEC Mode Register	AFEC_MR	Read/Write	0x00000000
0x08	AFEC Extended Mode Register	AFEC_EMR	Read/Write	0x00000000
0x0C	AFEC Channel Sequence 1 Register	AFEC_SEQ1R	Read/Write	0x00000000
0x10	AFEC Channel Sequence 2 Register	AFEC_SEQ2R	Read/Write	0x00000000
0x14	AFEC Channel Enable Register	AFEC_CHER	Write-only	–
0x18	AFEC Channel Disable Register	AFEC_CHDR	Write-only	–
0x1C	AFEC Channel Status Register	AFEC_CHSR	Read-only	0x00000000
0x20	AFEC Last Converted Data Register	AFEC_LCDR	Read-only	0x00000000
0x24	AFEC Interrupt Enable Register	AFEC_IER	Write-only	–
0x28	AFEC Interrupt Disable Register	AFEC_IDR	Write-only	–
0x2C	AFEC Interrupt Mask Register	AFEC_IMR	Read-only	0x00000000
0x30	AFEC Interrupt Status Register	AFEC_ISR	Read-only	0x00000000
0x34–0x40	Reserved	–	–	–
0x44–0x48	Reserved	–	–	–
0x4C	AFEC Overrun Status Register	AFEC_OVER	Read-only	0x00000000
0x50	AFEC Compare Window Register	AFEC_CWR	Read/Write	0x00000000
0x54	AFEC Channel Gain Register	AFEC_CGR	Read/Write	0x00000000
0x5C	Reserved	–	–	–
0x60	AFEC Channel Differential Register	AFEC_DIFFR	Read/Write	0x00000000
0x64	AFEC Channel Selection Register	AFEC_CSELR	Read/Write	0x00000000
0x68	AFEC Channel Data Register	AFEC_CDR	Read-only	0x00000000
0x6C	AFEC Channel Offset Compensation Register	AFEC_COCR	Read/Write	0x00000000
0x70	AFEC Temperature Sensor Mode Register	AFEC_TEMPMR	Read/Write	0x00000000
0x74	AFEC Temperature Compare Window Register	AFEC_TEMP_CWR	Read/Write	0x00000000
0x78–0x90	Reserved	–	–	–
0x94	AFEC Analog Control Register	AFEC_ACR	Read/Write	0x00000100
0x98–0x9C	Reserved	–	–	–
0xA0	AFEC Sample & Hold Mode Register	AFEC_SHMR	Read/Write	0x00000000
0xA4–0xAC	Reserved	–	–	–
0xD0	AFEC Correction Select Register	AFEC_COSR	Read/Write	0x00000000
0xD4	AFEC Correction Values Register	AFEC_CVR	Read/Write	0x00000000
0xD8	AFEC Channel Error Correction Register	AFEC_CECR	Read/Write	0x00000000
0xDC–0xE0	Reserved	–	–	–

**Table 48-9. Register Mapping (Continued)**

Offset <sup>(2)</sup>	Register	Name	Access	Reset
0xE4	AFEC Write Protection Mode Register	AFEC_WPMR	Read/Write	0x00000000
0xE8	AFEC Write Protection Status Register	AFEC_WPSR	Read-only	0x00000000
0xEC–0xF8	Reserved	–	–	–
0xFC	Reserved	–	–	–

2. Any offset not listed in [Table 48-9](#) must be considered as “reserved”.



### 48.7.1 AFEC Control Register

**Name:** AFEC\_CR

**Address:** 0x4003C000 (0), 0x40064000 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	START	SWRST

- **SWRST: Software Reset**

0: No effect.

1: Resets the AFEC simulating a hardware reset.

- **START: Start Conversion**

0: No effect.

1: Begins Analog Front-End conversion.

## 48.7.2 AFEC Mode Register

**Name:** AFEC\_MR

**Address:** 0x4003C004 (0), 0x40064004 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
USEQ	–	TRANSFER		TRACKTIM			
23	22	21	20	19	18	17	16
ONE	–	–	STARTUP				
15	14	13	12	11	10	9	8
PRESCAL							
7	6	5	4	3	2	1	0
FREERUN	FWUP	SLEEP	–	TRGSEL		TRGEN	

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

### • TRGEN: Trigger Enable

Value	Name	Description
0	DIS	Hardware triggers are disabled. Starting a conversion is only possible by software.
1	EN	Hardware trigger selected by TRGSEL field is enabled.

### • TRGSEL: Trigger Selection

Value	Name	Description
0	AFEC_TRIG0	AFE0_ADTRG for AFEC0 / AFE1_ADTRG for AFEC1
1	AFEC_TRIG1	TIOA Output of the Timer Counter Channel 0 for AFEC0/TIOA Output of the Timer Counter Channel 3 for AFEC1
2	AFEC_TRIG2	TIOA Output of the Timer Counter Channel 1 for AFEC0/TIOA Output of the Timer Counter Channel 4 for AFEC1
3	AFEC_TRIG3	TIOA Output of the Timer Counter Channel 2 for AFEC0/TIOA Output of the Timer Counter Channel 5 for AFEC1
4	AFEC_TRIG4	PWM0 event line 0 for AFEC0 / PWM1 event line 0 for AFEC1
5	AFEC_TRIG5	PWM0 event line 1 for AFEC0 / PWM1 event line 1 for AFEC1
6	AFEC_TRIG6	Analog Comparator
7	–	Reserved

### • SLEEP: Sleep Mode

Value	Name	Description
0	NORMAL	Normal mode: The AFE and reference voltage circuitry are kept ON between conversions.
1	SLEEP	Sleep mode: The AFE and reference voltage circuitry are OFF between conversions.

### • FWUP: Fast Wake-up

Value	Name	Description
0	OFF	Normal Sleep mode: The sleep mode is defined by the SLEEP bit.
1	ON	Fast wake-up Sleep mode: The voltage reference is ON between conversions and AFE is OFF.

- **FREERUN: Free Run Mode**

Value	Name	Description
0	OFF	Normal mode
1	ON	Free Run mode: Never wait for any trigger.

- **PRESCAL: Prescaler Rate Selection**

$$\text{PRESCAL} = f_{\text{peripheral clock}} / f_{\text{AFE Clock}} - 1$$

When PRESCAL is cleared, no conversion is performed.

- **STARTUP: Start-up Time**

Value	Name	Description
0	SUT0	0 periods of AFE clock
1	SUT8	8 periods of AFE clock
2	SUT16	16 periods of AFE clock
3	SUT24	24 periods of AFE clock
4	SUT64	64 periods of AFE clock
5	SUT80	80 periods of AFE clock
6	SUT96	96 periods of AFE clock
7	SUT112	112 periods of AFE clock
8	SUT512	512 periods of AFE clock
9	SUT576	576 periods of AFE clock
10	SUT640	640 periods of AFE clock
11	SUT704	704 periods of AFE clock
12	SUT768	768 periods of AFE clock
13	SUT832	832 periods of AFE clock
14	SUT896	896 periods of AFE clock
15	SUT960	960 periods of AFE clock

- **ONE: One**

This bit must be written to 1.

- **TRACKTIM: Tracking Time**

$$\text{TRACKTIM} = (\text{Tracking time} / \text{AFE clock periods}) - 1$$

- **TRANSFER: Transfer Period**

$$\text{TRANSFER} = (\text{Transfer period} / \text{AFE clock periods}) - 6$$

- **USEQ: User Sequence Enable**

Value	Name	Description
0	NUM_ORDER	Normal mode: The controller converts channels in a simple numeric order.
1	REG_ORDER	User Sequence mode: The sequence respects what is defined in AFEC_SEQ1R and AFEC_SEQ1R.

### 48.7.3 AFEC Extended Mode Register

**Name:** AFEC\_EMR

**Address:** 0x4003C008 (0), 0x40064008 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	SIGNMODE		–	–	STM	TAG
23	22	21	20	19	18	17	16
–	–	–	–	–	RES		
15	14	13	12	11	10	9	8
–	–	CMPFILTER		–	–	CMPALL	–
7	6	5	4	3	2	1	0
CMPSEL					–	CMPMODE	

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

#### • CMPMODE: Comparison Mode

Value	Name	Description
0	LOW	Generates an event when the converted data is lower than the low threshold of the window.
1	HIGH	Generates an event when the converted data is higher than the high threshold of the window.
2	IN	Generates an event when the converted data is in the comparison window.
3	OUT	Generates an event when the converted data is out of the comparison window.

#### • CMPSEL: Comparison Selected Channel

If CMPALL = 0: CMPSEL indicates which channel has to be compared.

If CMPALL = 1: No effect.

#### • CMPALL: Compare All Channels

0: Only the channel indicated in CMPSEL field is compared.

1: All channels are compared.

#### • CMPFILTER: Compare Event Filtering

Number of consecutive compare events necessary to raise the flag = CMPFILTER+1.

When programmed to '0', the flag rises as soon as an event occurs.

#### • RES: Resolution

Value	Name	Description
0	NO_AVERAGE	12-bit resolution, AFE sample rate is maximum (no averaging).
2	OSR4	13-bit resolution, AFE sample rate divided by 4 (averaging).
3	OSR16	14-bit resolution, AFE sample rate divided by 16 (averaging).
4	OSR64	15-bit resolution, AFE sample rate divided by 64 (averaging).
5	OSR256	16-bit resolution, AFE sample rate divided by 256 (averaging).

- **TAG: TAG of the AFEC\_LDCR**

0: Clears CHNB in AFEC\_LDCR.

1: Appends the channel number to the conversion result in AFEC\_LDCR.

- **STM: Single Trigger Mode**

0: Multiple triggers are required to get an averaged result.

1: Only a single trigger is required to get an averaged value.

- **SIGNMODE: Sign Mode**

Value	Name	Description
0	SE_UNSG_DF_SIGN	Single-Ended channels: Unsigned conversions. Differential channels: Signed conversions.
1	SE_SIGN_DF_UNSG	Single-Ended channels: Signed conversions. Differential channels: Unsigned conversions.
2	ALL_UNSIGNED	All channels: Unsigned conversions.
3	ALL_SIGNED	All channels: Signed conversions.

Note: If conversion results are signed and resolution is below 16 bits, the sign is extended up to the bit 15 (for example, 0xF43 for 12-bit resolution will be read as 0xFF43 and 0x467 will be read as 0x0467). See [Section 48.6.5 "Conversion Results Format"](#).

#### 48.7.4 AFEC Channel Sequence 1 Register

**Name:** AFEC\_SEQ1R

**Address:** 0x4003C00C (0), 0x4006400C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
USCH7				USCH6			
23	22	21	20	19	18	17	16
USCH5				USCH4			
15	14	13	12	11	10	9	8
USCH3				USCH2			
7	6	5	4	3	2	1	0
USCH1				USCH0			

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **USCHx: User Sequence Number x**

The sequence number x (USCHx) can be programmed by the Channel number CHy where y is the value written in this field. The allowed range is 0 up to 11. So it is only possible to use the sequencer from CH0 to CH11.

This register activates only if AFEC\_MR.USEQ bit is set.

Any USCHx field is taken into account only if the AFEC\_CHSR.CHx bit is set, else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, depending on user needs.

## 48.7.5 AFEC Channel Sequence 2 Register

**Name:** AFEC\_SEQ2R

**Address:** 0x4003C010 (0), 0x40064010 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
USCH15				USCH14			
23	22	21	20	19	18	17	16
USCH13				USCH12			
15	14	13	12	11	10	9	8
USCH11				USCH10			
7	6	5	4	3	2	1	0
USCH9				USCH8			

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

### • USCHx: User Sequence Number x

The sequence number x (USCHx) can be programmed by the Channel number CHy where y is the value written in this field. The allowed range is 0 up to 11. So it is only possible to use the sequencer from CH0 to CH11.

This register activates only if AFEC\_MR(USEQ) field is set.

Any USCHx field is taken into account only if the AFEC\_CHSR.CHx bit is written to one, else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, according to user needs.

## 48.7.6 AFEC Channel Enable Register

**Name:** AFEC\_CHER

**Address:** 0x4003C014 (0), 0x40064014 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **CHx: Channel x Enable**

0: No effect.

1: Enables the corresponding channel.

Note: If USEQ = 1 in the AFEC\_MR, CHx corresponds to the xth channel of the sequence described in AFEC\_SEQ1R, AFEC\_SEQ2R.



## 48.7.7 AFEC Channel Disable Register

**Name:** AFEC\_CHDR

**Address:** 0x4003C018 (0), 0x40064018 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **CHx: Channel x Disable**

0: No effect.

1: Disables the corresponding channel.

**Warning:** If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and its corresponding EOCx and GOVRE flags in AFEC\_ISR and OVREx flags in AFEC\_OVER are unpredictable.

## 48.7.8 AFEC Channel Status Register

**Name:** AFEC\_CHSR

**Address:** 0x4003C01C (0), 0x4006401C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	CH11	CH10	CH9	CH8
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

- **CHx: Channel x Status**

0: The corresponding channel is disabled.

1: The corresponding channel is enabled.

## 48.7.9 AFEC Last Converted Data Register

**Name:** AFEC\_LCDR

**Address:** 0x4003C020 (0), 0x40064020 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	CHNB			
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
LDATA							
7	6	5	4	3	2	1	0
LDATA							

- **LDATA: Last Data Converted**

The AFE conversion data is placed into this register at the end of a conversion and remains until a new conversion is completed.

- **CHNB: Channel Number**

Indicates the last converted channel when TAG is set in the AFEC\_EMR. If TAG is cleared, CHNB = 0.

## 48.7.10 AFEC Interrupt Enable Register

**Name:** AFEC\_IER

**Address:** 0x4003C024 (0), 0x40064024 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	TEMPCHG	–	–	–	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **EOCx: End of Conversion Interrupt Enable x**
- **DRDY: Data Ready Interrupt Enable**
- **GOVRE: General Overrun Error Interrupt Enable**
- **COMPE: Comparison Event Interrupt Enable**
- **TEMPCHG: Temperature Change Interrupt Enable**

#### 48.7.11 AFEC Interrupt Disable Register

**Name:** AFEC\_IDR

**Address:** 0x4003C028 (0), 0x40064028 (1)

**Access:** Write-only

31	30	29	28	27	26	25	24
–	TEMPCHG	–	–	–	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **EOCx: End of Conversion Interrupt Disable x**
- **DRDY: Data Ready Interrupt Disable**
- **GOVRE: General Overrun Error Interrupt Disable**
- **COMPE: Comparison Event Interrupt Disable**
- **TEMPCHG: Temperature Change Interrupt Disable**

## 48.7.12 AFEC Interrupt Mask Register

**Name:** AFEC\_IMR

**Address:** 0x4003C02C (0), 0x4006402C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	TEMPCHG	–	–	–	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

- **EOCx: End of Conversion Interrupt Mask x**
- **DRDY: Data Ready Interrupt Mask**
- **GOVRE: General Overrun Error Interrupt Mask**
- **COMPE: Comparison Event Interrupt Mask**
- **TEMPCHG: Temperature Change Interrupt Mask**

### 48.7.13 AFEC Interrupt Status Register

**Name:** AFEC\_ISR

**Address:** 0x4003C030 (0), 0x40064030 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	TEMPCHG	–	–	–	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	EOC11	EOC10	EOC9	EOC8
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

- **EOCx: End of Conversion x (cleared by reading AFEC\_CDRx)**

0: The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the AFEC\_CDR if the CSEL bit is programmed with 'x' in the AFEC\_CSELR.

1: The corresponding analog channel is enabled and conversion is complete.

- **TEMPCHG: Temperature Change (cleared on read)**

0: There is no comparison match (defined in the AFEC\_TEMPMPR) since the last read of AFEC\_ISR.

1: The temperature value reported on AFEC\_CDR (AFEC\_CSELR.CSEL = 11) has changed since the last read of AFEC\_ISR, according to what is defined in the Temperature Mode register (AFEC\_TEMPMPR) and the Temperature Compare Window register (AFEC\_TEMPCLR).

- **DRDY: Data Ready (cleared by reading AFEC\_LCDR)**

0: No data has been converted since the last read of AFEC\_LCDR.

1: At least one data has been converted and is available in AFEC\_LCDR.

- **GOVRE: General Overrun Error (cleared by reading AFEC\_ISR)**

0: No general overrun error occurred since the last read of AFEC\_ISR.

1: At least one general overrun error has occurred since the last read of AFEC\_ISR.

- **COMPE: Comparison Error (cleared by reading AFEC\_ISR)**

0: No comparison error since the last read of AFEC\_ISR.

1: At least one comparison error has occurred since the last read of AFEC\_ISR.

#### 48.7.14 AFEC Overrun Status Register

**Name:** AFEC\_OVER

**Address:** 0x4003C04C (0), 0x4006404C (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	OVRE11	OVRE10	OVRE9	OVRE8
7	6	5	4	3	2	1	0
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0

- **OVREx: Overrun Error x**

0: No overrun error on the corresponding channel since the last read of AFEC\_OVER.

1: There has been an overrun error on the corresponding channel since the last read of AFEC\_OVER.

Note: An overrun error does not always mean that the unread data has been replaced by a new valid data. Refer to [Section 48.6.14 "Enhanced Resolution Mode and Digital Averaging Function"](#) for details.



#### 48.7.15 AFEC Compare Window Register

**Name:** AFEC\_CWR

**Address:** 0x4003C050 (0), 0x40064050 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
HIGHTHRES							
23	22	21	20	19	18	17	16
HIGHTHRES							
15	14	13	12	11	10	9	8
LOWTHRES							
7	6	5	4	3	2	1	0
LOWTHRES							

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **LOWTHRES: Low Threshold**

Low threshold associated to compare settings of AFEC\_EMR. For comparisons lower than 16 bits and signed, the sign should be extended up to the bit 15.

- **HIGHTHRES: High Threshold**

High threshold associated to compare settings of AFEC\_EMR. For comparisons lower than 16 bits and signed, the sign should be extended up to the bit 15.

## 48.7.16 AFEC Channel Gain Register

**Name:** AFEC\_CGR

**Address:** 0x4003C054 (0), 0x40064054 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
-		-		-		-	
23	22	21	20	19	18	17	16
GAIN11		GAIN10		GAIN9		GAIN8	
15	14	13	12	11	10	9	8
GAIN7		GAIN6		GAIN5		GAIN4	
7	6	5	4	3	2	1	0
GAIN3		GAIN2		GAIN1		GAIN0	

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **GAINx: Gain for Channel x**

Gain applied on input of Analog Front-End.

GAINx	Gain Applied	
	DIFFx = 0 <sup>(1)</sup>	DIFFx = 1 <sup>(1)</sup>
0	1	1
1	2	2
2	4	4
3	4	4

Note: 1. See [Section 48.7.17 "AFEC Channel Differential Register"](#) for the description of DIFFx.

### 48.7.17 AFEC Channel Differential Register

**Name:** AFEC\_DIFFR

**Address:** 0x4003C060 (0), 0x40064060 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	DIFF11	DIFF10	DIFF9	DIFF8
7	6	5	4	3	2	1	0
DIFF7	DIFF6	DIFF5	DIFF4	DIFF3	DIFF2	DIFF1	DIFF0

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **DIFFx: Differential inputs for channel x**

0: Single-ended mode.

1: Fully-differential mode.

## 48.7.18 AFEC Channel Selection Register

**Name:** AFEC\_CSELR

**Address:** 0x4003C064 (0), 0x40064064 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–					CSEL

- **CSEL: Channel Selection**

0–11: Selects the channel to be displayed in AFEC\_CDR and AFEC\_CAOR. To be filled with the appropriate channel number.

## 48.7.19 AFEC Channel Data Register

**Name:** AFEC\_CDR

**Address:** 0x4003C068 (0), 0x40064068 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

- **DATA: Converted Data**

Returns the AFE conversion data corresponding to channel CSEL (configured in the [AFEC Channel Selection Register](#)).

At the end of a conversion, the converted data is loaded into one of the 12 internal registers (one for each channel) and remains in this internal register until a new conversion is completed on the same channel index. The AFEC\_CDR together with AFEC\_CSELR allows to multiplex all the internal channel data registers.

The data carried on AFEC\_CDR is valid only if AFEC\_CHSR.CHx bit is set (where  $x = \text{AFEC\_CSELR.CSEL}$  field value).

## 48.7.20 AFEC Channel Offset Compensation Register

**Name:** AFEC\_COCR

**Address:** 0x4003C06C (0), 0x4006406C (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	AOFF			
7	6	5	4	3	2	1	0
AOFF							

- **AOFF: Analog Offset**

Defines the analog offset to be used for channel CSEL (configured in the [AFEC Channel Selection Register](#)). This value is used as input value for the DAC included in the AFE.

## 48.7.21 AFEC Temperature Sensor Mode Register

**Name:** AFEC\_TEMP\_MR

**Address:** 0x4003C070 (0), 0x40064070 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	TEMPCMPMOD		–	–	–	RTCT

- **RTCT: Temperature Sensor RTC Trigger Mode**

0: The temperature sensor measure is not triggered by RTC event.

1: The temperature sensor measure is triggered by RTC event (if TRGEN = 1).

- **TEMPCMPMOD: Temperature Comparison Mode**

Value	Name	Description
0	LOW	Generates an event when the converted data is lower than the low threshold of the window.
1	HIGH	Generates an event when the converted data is higher than the high threshold of the window.
2	IN	Generates an event when the converted data is in the comparison window.
3	OUT	Generates an event when the converted data is out of the comparison window.

## 48.7.22 AFEC Temperature Compare Window Register

**Name:** AFEC\_TEMPCWR

**Address:** 0x4003C074 (0), 0x40064074 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
THIGHTHRES							
23	22	21	20	19	18	17	16
THIGHTHRES							
15	14	13	12	11	10	9	8
TLOWTHRES							
7	6	5	4	3	2	1	0
TLOWTHRES							

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **TLOWTHRES: Temperature Low Threshold**

Low threshold associated to compare settings of the AFEC\_TEMP\_MR. For comparisons less than 16 bits and signed, the sign should be extended up to the bit 15.

- **THIGHTHRES: Temperature High Threshold**

High threshold associated to compare settings of the AFEC\_TEMP\_MR. For comparisons less than 16 bits and signed, the sign should be extended up to the bit 15.



### 48.7.23 AFEC Analog Control Register

**Name:** AFEC\_ACR

**Address:** 0x4003C094 (0), 0x40064094 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	IBCTL	
7	6	5	4	3	2	1	0
–	–	–	–	PGA1EN	PGA0EN	–	–

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **PGA0EN : PGA0 Enable**

0: Programmable Gain Amplifier is disabled.

1: Programmable Gain Amplifier is enabled.

- **PGA1EN : PGA1 Enable**

0: Programmable Gain Amplifier is disabled.

1: Programmable Gain Amplifier is enabled.

- **IBCTL: AFE Bias Current Control**

Adapts performance versus power consumption. Refer to [Section 54.8 "AFE Characteristics"](#).

#### 48.7.24 AFEC Sample & Hold Mode Register

**Name:** AFEC\_SHMR

**Address:** 0x4003C0A0 (0), 0x400640A0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	DUAL11	DUAL10	DUAL9	DUAL8
7	6	5	4	3	2	1	0
DUAL7	DUAL6	DUAL5	DUAL4	DUAL3	DUAL2	DUAL1	DUAL0

This register can only be written if the WPEN bit is cleared in the [AFEC Write Protection Mode Register](#).

- **DUALx: Dual Sample & Hold for channel x**

0: Single Sample-and-Hold mode.

1: Dual Sample-and-Hold mode.

#### 48.7.25 AFEC Correction Select Register

**Name:** AFEC\_COSR

**Address:** 0x4003C0D0 (0), 0x400640D0 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	CSEL

- **CSEL: Sample & Hold unit Correction Select**

Selects the Sample & Hold unit to be displayed in the AFEC\_CVR.

## 48.7.26 AFEC Correction Values Register

**Name:** AFEC\_CVR

**Address:** 0x4003C0D4 (0), 0x400640D4 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
GAINCORR							
23	22	21	20	19	18	17	16
GAINCORR							
15	14	13	12	11	10	9	8
OFFSETCORR							
7	6	5	4	3	2	1	0
OFFSETCORR							

- **OFFSETCORR: Offset Correction**

Offset correction to apply on converted data. The offset is signed (2's complement), only bits 0 to 11 are relevant (other bits are ignored and read as 0).

- **GAINCORR: Gain Correction**

Gain correction to apply on converted data. Only bits 0 to 11 are relevant (other bits are ignored and read as 0).

## 48.7.27 AFEC Channel Error Correction Register

**Name:** AFEC\_CECR

**Address:** 0x4003C0D8 (0), 0x400640D8 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	ECORR11	ECORR10	ECORR9	ECORR8
7	6	5	4	3	2	1	0
ECORR7	ECORR6	ECORR5	ECORR4	ECORR3	ECORR2	ECORR1	ECORR0

- **ECORRx: Error Correction Enable for channel x**

0: Automatic error correction is disabled for channel x.

1: Automatic error correction is enabled for channel x.

## 48.7.28 AFEC Write Protection Mode Register

**Name:** AFEC\_WPMR

**Address:** 0x4003C0E4 (0), 0x400640E4 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x414443 (“ADC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x414443 (“ADC” in ASCII).

See [Section 48.6.18 “Register Write Protection”](#) for the list of registers which can be protected.

- **WPKEY: Write Protect KEY**

Value	Name	Description
0x414443	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

## 48.7.29 AFEC Write Protection Status Register

**Name:** AFEC\_WPSR

**Address:** 0x4003C0E8 (0), 0x400640E8 (1)

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
WPVSR							
15	14	13	12	11	10	9	8
WPVSR							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protect Violation Status**

0: No Write Protect Violation has occurred since the last read of the AFEC\_WPSR.

1: A Write Protect Violation has occurred since the last read of the AFEC\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSR.

- **WPVSR: Write Protect Violation Source**

When WPVS = 1, WPVSR indicates the register address offset at which a write access has been attempted.

## 49. Digital-to-Analog Converter (DACC)

### 49.1 Description

The Digital-to-Analog Converter (DACC) offers up to two single-ended analog outputs or one differential analog output, making it possible for the digital-to-analog conversion to drive up to two independent analog lines.

The DACC supports 12-bit resolution.

The DACC can operate in Free-running mode, Max speed mode, External trigger mode or Interpolation mode.

Each channel connects with a separate DMA channel. This feature reduces both power consumption and processor intervention.


### 49.2 Embedded Characteristics

- Up to Two Independent Single-Ended Analog Outputs or One Differential Analog Output
- 12-bit Resolution
- Integrated Interpolation Filter with 2x, 4x, 8x, 16x or 32x OSR
- Reduced Number of System Bus Accesses (Word Transfer Mode)
- Individual Control of Each Analog Channel
- Hardware Trigger
  - External trigger pins
  - One trigger selection per channel
- DMA Support
- One Internal FIFO per Channel
- Register Write Protection



## 49.3 Block Diagram

Figure 49-1. Block Diagram



## 49.4 Signal Description

Table 49-1. DACC Signal Description

Name	Description	Direction
DAC0/DACP	Single-ended analog output channel 0 / Positive channel of differential analog output channel	Output
DAC1/DACN	Single-ended analog output channel 1 / Negative channel of differential analog output channel	Output
DATRG	External trigger	Input
VREFP	Positive reference voltage	Input
VREFN	Ground reference voltage	Input

## 49.5 Product Dependencies

### 49.5.1 I/O Lines

The digital input DATRG is multiplexed with digital functions on the I/O line and is selected using the PIO Controller.

The analog outputs DAC0/DACP, DAC1/DACN are multiplexed with digital functions on the I/O lines. The analog outputs of the DACC drive the pads and the digital functions are not selected when the corresponding DAC channels are enabled by writing to the [DACC Channel Enable Register](#) (DACC\_CHER).

**Table 49-2. I/O Lines**

Instance	Signal	I/O Line	Peripheral
DACC	DAC0	PB13	X1
DACC	DAC1	PD0	X1
DACC	DATRG	PA2	C

### 49.5.2 Power Management

The programmer must first enable the DACC Clock in the Power Management Controller (PMC) before using the DACC.

The DAC becomes active as soon as a conversion is requested and at least one channel is enabled. The DAC is automatically deactivated when no channels are enabled.

### 49.5.3 Interrupt Sources

The DACC interrupt line is connected on one of the internal sources of the Interrupt controller. Using the DACC interrupt requires the Interrupt controller to be programmed first.

**Table 49-3. Peripheral IDs**

Instance	ID
DACC	30

### 49.5.4 Conversion Performances

For performance and electrical characteristics of the DAC, refer to [Section 54.11 "12-bit DAC Characteristics"](#).

## 49.6 Functional Description

### 49.6.1 Digital-to-Analog Conversion

The DACC divides the peripheral clock to perform conversions. This divided clock is named DAC clock. Once a conversion starts, the DACC takes 12 DAC clock periods to provide the analog result on the selected analog output.

The DAC has a pipelined architecture that allows a conversion rate of 12 DAC clock periods once the pipeline of the DAC is filled. This is the conversion rate when Max speed mode is enabled ( $MAXSx = 1$  in the [DACC Mode Register](#) (DACC\_MR)).

When the pipelined architecture is not used, one conversion lasts 12 DAC clock periods plus 2 cycles of resynchronization stage. This is the conversion rate when External trigger or Free-running mode is enabled.

The conversion mode of a channel can be modified only if this channel has been previously disabled.

### 49.6.2 Conversion Results

When a conversion is completed, the resulting analog value is available at the selected DAC channel output. The EOC bit in the [DACC Interrupt Status Register](#) (DACC\_ISR) is set.

Reading DACC\_ISR clears the EOC bit.

### 49.6.3 Analog Output Mode Selection

The analog outputs can be set to either single-ended or differential mode with the DIFF bit in the DACC\_MR.

When set to single-ended mode ( $DIFF = 0$ ), each DAC channel can be configured independently.

When set to differential mode ( $DIFF = 1$ ), the analog outputs DACP and DACN are located on DAC0 and DAC1 outputs, respectively. All operations are driven by channel 0 and activating this channel automatically activates channel 1. Sending a value on channel 0 (DACP) automatically generates the complementary signal to be sent to channel 1 (DACN). The signal sent to the DAC is centered around 2048. For example, sending  $3000 = 2048 + 952$  to the DAC0 channel will automatically send  $1096 = 2048 - 952$  to the DAC1 channel.

### 49.6.4 Conversion Modes

The conversion modes available in the DACC are described below.

#### 49.6.4.1 Free-Running Mode

Free-running mode is enabled by clearing DACC\_TRIGR.TRGENx and DACC\_MR.MAXSx.

The conversion starts as soon as at least one channel is enabled. Once data is written in the [DACC Conversion Data Register](#) (DACC\_CDRx), 12 DAC clock periods later, the converted data is available at the corresponding analog output. The next data can be sent to the DAC and converted only when the EOC of the previous data is set.

#### 49.6.4.2 Max Speed Mode

Max speed mode is enabled by setting DACC\_TRIGR.TRGENx and DACC\_MR.MAXSx.

The conversion rate is forced by the controller, which starts one conversion every 12 DAC Clock periods in order to maximize the pipelined architecture of the DAC. The controller does not wait for the EOC of the previous data to send a new data to the DAC. In this mode, the EOC interrupt of the [DACC Interrupt Enable Register](#) (DACC\_IER) cannot be used.

#### 49.6.4.3 External Trigger Mode

External trigger mode is enabled by setting DACC\_TRIGR.TRGENx .

The conversion waits for a rising edge on the selected trigger (either DATRG pin or timer counter events) to send the data to the DAC. In this mode, the maximum data rate (i.e., the maximum trigger event frequency) cannot exceed 12 DAC clock periods plus 2 cycles of resynchronization stage.

Note: Disabling External trigger mode (TRGENx = 0) automatically sets the DACC in Free-running or Max speed mode depending on the status of the MAXSx bit in the DACC\_MR.

#### 49.6.4.4 Interpolation Mode

The DACC integrates interpolation that allows OSR of 2x, 4x, 8x, 16x or 32x. This mode can be used only if External trigger mode is enabled and value in the field OSRx is not '0'. The OSR of the interpolator is configured in the OSRx field in the [DACC Trigger Register](#) (DACC\_TRIGR).

The data is sampled once over OSR trigger events and then recomputed at the trigger sample rate using a third-order SINC filter. This reduces the number of accesses to the DACC and increases the SNR ratio of the converted output signal.

Figure 49-2 to Figure 49-6 show the spectral mask of the SINC filter depending on the selected OSR.  $f_s$  is the sampling frequency of the input signal which corresponds to the trigger frequency divided by OSR.

Figure 49-2. Interpolator Spectral Mask for OSR = 2









Figure 49-3. Interpolator Spectral Mask for OSR = 4





**Figure 49-4. Interpolator Spectral Mask for OSR = 8**



**Figure 49-5. Interpolator Spectral Mask for OSR = 16**



**Figure 49-6. Interpolator Spectral Mask for OSR = 32**



## 49.6.5 Conversion FIFO

Each channel embeds a four half-word FIFO to handle the data to be converted.

When the TXRDY flag of a channel in the DAC<sub>C</sub>\_ISR is active, the DAC<sub>C</sub> is ready to accept conversion requests by writing data into the corresponding DAC<sub>C</sub>\_CDR<sub>x</sub>. Data which cannot be converted immediately are stored in the FIFO of the corresponding channel.

When the FIFO is full or the DAC<sub>C</sub> is not ready to accept conversion requests, the TXRDY flag is inactive.


The DAC<sub>C</sub> also offers the possibility of writing two data words in one access by setting the bit WORD in the DAC<sub>C</sub>\_MR. In this case, bits 11:0 contain the first data to be converted and bits 27:16 contain the second data to be converted. The two data are written into the FIFO of the selected channel. The TXRDY flag takes into account this double write access. Changing this access mode implies first switching off all channels.

**WARNING:** Writing in DAC<sub>C</sub>\_CDR<sub>x</sub> while TXRDY flag is inactive will corrupt FIFO data.


## 49.6.6 DAC<sub>C</sub> Timings

Figure 49-7 and Figure 49-8 illustrate the operations when the DAC<sub>C</sub> is configured in Free-running mode or Max speed mode.

Figure 49-7. Conversion Sequence in Free-running Mode



**Figure 49-8. Conversion Sequence in Max Speed Mode**



#### 49.6.7 Register Write Protection

To prevent any single software error from corrupting DACC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [DACC Write Protection Mode Register](#) (DACC\_WPMR).

If a write access to a write-protected register is detected, the WPVS bit in the [DACC Write Protection Status Register](#) (DACC\_WPSR) is set and the field WPVSR indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the DACC\_WPSR.

The following registers can be write-protected:

- [DACC Mode Register](#)
- [DACC Channel Enable Register](#)
- [DACC Channel Disable Register](#)
- [DACC Analog Current Register](#)
- [DACC Trigger Register](#)



## 49.7 Digital-to-Analog Converter (DAC) User Interface

**Table 49-4. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	DACC_CR	Write-only	–
0x04	Mode Register	DACC_MR	Read/Write	0x00000000
0x08	Trigger Register	DACC_TRIGR	Read/Write	0x00000000
0x0C	Reserved	–	–	–
0x10	Channel Enable Register	DACC_CHER	Write-only	–
0x14	Channel Disable Register	DACC_CHDR	Write-only	–
0x18	Channel Status Register	DACC_CHSR	Read-only	0x00000000
0x1C	Conversion Data Register 0	DACC_CDR0	Write-only	–
0x20	Conversion Data Register 1	DACC_CDR1	Write-only	–
0x24	Interrupt Enable Register	DACC_IER	Write-only	–
0x28	Interrupt Disable Register	DACC_IDR	Write-only	–
0x2C	Interrupt Mask Register	DACC_IMR	Read-only	0x00000000
0x30	Interrupt Status Register	DACC_ISR	Read-only	0x00000000
0x34–0x90	Reserved	–	–	–
0x94	Analog Current Register	DACC_ACR	Read/Write	0x00000000
0x98–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	DACC_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	DACC_WPSR	Read-only	0x00000000
0xEC–0xFC	Reserved	–	–	–

### 49.7.1 DACC Control Register

**Name:** DACC\_CR

**Address:** 0x40040000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SWRST

- **SWRST: Software Reset**

0: No effect.

1: Resets the DACC simulating a hardware reset.

## 49.7.2 DACC Mode Register

**Name:** DACC\_MR  
**Address:** 0x40040004  
**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	PRESCALER			
23	22	21	20	19	18	17	16
DIFF	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	WORD	–	–	MAXS1	MAXS0

This register can only be written if the WPEN bit is cleared in the [DACC Write Protection Mode Register](#).

- **MAXSx: Max Speed Mode for Channel x**

Value	Name	Description
0	TRIG_EVENT	External trigger mode or Free-running mode enabled. (See TRGENx.DACC_TRIGR.)
1	MAXIMUM	Max speed mode enabled.

- **WORD: Word Transfer Mode**

Value	Name	Description
0	DISABLED	One data to convert is written to the FIFO per access to DACC.
1	ENABLED	Two data to convert are written to the FIFO per access to DACC (reduces the number of requests to DMA and the number of system bus accesses).

- **DIFF: Differential Mode**

Value	Name	Description
0	DISABLED	DAC0 and DAC1 are single-ended outputs.
1	ENABLED	DACP and DACN are differential outputs. The differential level is configured by the channel 0 value.

- **PRESCALER: Peripheral Clock to DAC Clock Ratio**

This field defines the division ratio between the peripheral clock and the DAC clock respecting the following formula:

$$\text{PRESCALER} = \left( \frac{f_{\text{peripheral clock}}}{f_{\text{DAC}}} \right) - 2$$

### 49.7.3 DACC Trigger Register

**Name:** DACC\_TRIGR

**Address:** 0x40040008

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	OSR1			–	OSR0		
15	14	13	12	11	10	9	8
–	–	–	–	–	TRGSEL1		
7	6	5	4	3	2	1	0
–	TRGSEL0			–	–	TRGEN1	TRGEN0

This register can only be written if the WPEN bit is cleared in the [DACC Write Protection Mode Register](#).

- **TRGENx: Trigger Enable of Channel x**

Value	Name	Description
0	DIS	External trigger mode disabled. DACC is in Free-running mode or Max speed mode.
1	EN	External trigger mode enabled.

- **TRGSELx: Trigger Selection of Channel x**

Value	Name	Description
0	TRGSEL0	TC0 output
1	TRGSEL1	TC1 output
2	TRGSEL2	TC2 output
3	TRGSEL3	PWM0 event 0
4	TRGSEL4	PWM0 event 1
5	TRGSEL5	PWM1 event 0
6	TRGSEL6	PWM1 event 1

- **OSRx: Over Sampling Ratio of Channel x**

Value	Name	Description
0	OSR_1	OSR = 1
1	OSR_2	OSR = 2
2	OSR_4	OSR = 4
3	OSR_8	OSR = 8
4	OSR_16	OSR = 16
5	OSR_32	OSR = 32

#### 49.7.4 DACC Channel Enable Register

**Name:** DACC\_CHER

**Address:** 0x40040010

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	CH1	CH0

This register can only be written if the WPEN bit is cleared in the [DACC Write Protection Mode Register](#).

- **CHx: Channel x Enable**

0: No effect.

1: Enables the corresponding channel.

## 49.7.5 DACC Channel Disable Register

**Name:** DACC\_CHDR

**Address:** 0x40040014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	CH1	CH0

This register can only be written if the WPEN bit is cleared in the [DACC Write Protection Mode Register](#).

- **CHx: Channel x Disable**

0: No effect.

1: Disables the corresponding channel.

**WARNING:** If the corresponding channel is disabled during a conversion or if it is disabled then re-enabled during a conversion, its associated analog value and its corresponding EOC flags in DACC\_ISR are unpredictable.

## 49.7.6 DACC Channel Status Register

**Name:** DACC\_CHSR

**Address:** 0x40040018

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	DACRDY1	DACRDY0
7	6	5	4	3	2	1	0
–	–	–	–	–	–	CH1	CH0

- **CHx: Channel x Status**

0: Corresponding channel is disabled.

1: Corresponding channel is enabled.

- **DACRDYx: DAC Ready Flag**

0: The DACx is not yet ready to receive data.


1: The DACx is ready to receive data.

### 49.7.7 DACC Conversion Data Register

**Name:** DACC\_CDRx

**Address:** 0x4004001C

**Access:** Write-only



- **DATA0: Data to Convert for channel x**

DATA0 is written to the FIFO of channel x.

- **DATA1: Data to Convert for channel x**

If the bit WORD of DACC\_MR is set, DATA1 is written to the FIFO of channel x after DATA0.



## 49.7.8 DACC Interrupt Enable Register

**Name:** DACC\_IER

**Address:** 0x40040024

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	TXBUFE1	TXBUFE0	–	–	ENDTX1	ENDTX0
7	6	5	4	3	2	1	0
–	–	EOC1	EOC0			TXRDY1	TXRDY0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **TXRDYx:** Transmit Ready Interrupt Enable of channel x
- **EOCx:** End of Conversion Interrupt Enable of channel x
- **ENDTXx:** End of Transmit Buffer Interrupt Enable of channel x
- **TXBUFE<sub>x</sub>:** Transmit Buffer Empty Interrupt Enable of channel x

## 49.7.9 DACC Interrupt Disable Register

**Name:** DACC\_IDR

**Address:** 0x40040028

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	TXBUFE1	TXBUFE0	–	–	ENDTX1	ENDTX0
7	6	5	4	3	2	1	0
–	–	EOC1	EOC0			TXRDY1	TXRDY0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **TXRDYx:** Transmit Ready Interrupt Disable of channel x
- **EOCx:** End of Conversion Interrupt Disable of channel x
- **ENDTXx:** End of Transmit Buffer Interrupt Disable of channel x
- **TXBUFE<sub>x</sub>:** Transmit Buffer Empty Interrupt Disable of channel x

#### 49.7.10 DACC Interrupt Mask Register

**Name:** DACC\_IMR

**Address:** 0x4004002C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	TXBUFE1	TXBUFE0	–	–	ENDTX1	ENDTX0
7	6	5	4	3	2	1	0
–	–	EOC1	EOC0			TXRDY1	TXRDY0

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

- **TXRDYx: Transmit Ready Interrupt Mask of channel x**
- **EOCx: End of Conversion Interrupt Mask of channel x**
- **ENDTXx: End of Transmit Buffer Interrupt Mask of channel x**
- **TXBUFE<sub>x</sub>: Transmit Buffer Empty Interrupt Mask of channel x**

## 49.7.11 DACC Interrupt Status Register

**Name:** DACC\_ISR

**Address:** 0x40040030

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	TXBUFE1	TXBUFE0	–	–	ENDTX1	ENDTX0
7	6	5	4	3	2	1	0
–	–	EOC1	EOC0			TXRDY1	TXRDY0

- **TXRDYx: Transmit Ready Interrupt Flag of channel x**

0: DACC is not ready to accept new conversion requests.

1: DACC is ready to accept new conversion requests.

- **EOCx: End of Conversion Interrupt Flag of channel x**

0: No conversion has been performed since the last read of DACC\_ISR.

1: At least one conversion has been performed since the last read of DACC\_ISR.

- **ENDTXx: End of DMA Interrupt Flag of channel x**

0: The Transmit Counter Register has not reached 0 since the last write in DACC\_CDRx.

1: The Transmit Counter Register has reached 0 since the last write in DACC\_CDRx.

- **TXBUFE<sub>x</sub>: Transmit Buffer Empty of channel x**

0: The Transmit Counter Register has not reached 0 since the last write in DACC\_CDRx.

1: The Transmit Counter Register has reached 0 since the last write in DACC\_CDRx.

## 49.7.12 DACC Analog Current Register

**Name:** DACC\_ACR

**Address:** 0x40040094

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	IBCTLCH1		IBCTLCH0	

This register can only be written if the WPEN bit is cleared in the [DACC Write Protection Mode Register](#).

- **IBCTLCHx: Analog Output Current Control**

Allows to adapt the slew rate of the analog output. For more details, refer to [Section 54.11 "12-bit DAC Characteristics"](#)

### 49.7.13 DACC Write Protection Mode Register

**Name:** DACC\_WPMR

**Address:** 0x400400E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x444143 (“DAC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x444143 (“DAC” in ASCII).

See [Section 49.6.7 “Register Write Protection”](#) for list of write-protected registers.

- **WPKEY: Write Protect Key**

Value	Name	Description
0x444143	PASSWD	Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0.

#### 49.7.14 DACC Write Protection Status Register

**Name:** DACC\_WPSR

**Address:** 0x400400E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
WPSRC							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of the DACC\_WPSR.

1: A write protection violation has occurred since the last read of the DACC\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC.

- **WPSRC: Write Protection Violation Source**

When WPVS = 1, WPSRC indicates the register address offset at which a write access has been attempted.

## 50. Analog Comparator Controller (ACC)

### 50.1 Description

The Analog Comparator Controller (ACC) configures the analog comparator and generates an interrupt depending on user settings. The analog comparator embeds two 8-to-1 multiplexers that generate two internal inputs. These inputs are compared, resulting in a compare output. The hysteresis level, edge detection and polarity are configurable.

The ACC also generates a compare event which can be used by the Pulse Width Modulator (PWM).


### 50.2 Embedded Characteristics

- Eight User Analog Inputs Selectable for Comparison
- Four Voltage References Selectable for Comparison: Temperature Sensor (TS), External Voltage Reference, DAC0 and DAC1
- Interrupt Generation
- Compare Event Fault Generation for PWM



## 50.3 Block Diagram

Figure 50-1. Analog Comparator Controller Block Diagram



## 50.4 Signal Description

Table 50-1. ACC Signal Description

Pin Name	Description	Type
AFE0_AD[5:0]	External analog data inputs	Input
AFE1_AD[1:0]		
TS	On-chip temperature sensor	Input
VREFP	AFE and DAC voltage reference	Input
DAC0, DAC1	On-chip DAC inputs	Input

## 50.5 Product Dependencies

### 50.5.1 I/O Lines

The analog input pins (AFE0\_AD[5:0], AFE1\_AD[1:0] and DAC0–1) are multiplexed with digital functions (PIO) on the IO line. By writing the SELMINUS and SELPLUS fields in the ACC Mode Register (ACC\_MR), the associated IO lines are set to Analog mode.

### 50.5.2 Power Management

The ACC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the ACC clock.

Note that the voltage regulator must be activated to use the analog comparator.

### 50.5.3 Interrupt Sources

The ACC has an interrupt line connected to the Interrupt Controller (IC). In order to handle interrupts, the Interrupt Controller must be programmed before configuring the ACC.

**Table 50-2. Peripheral IDs**

Instance	ID
ACC	33

### 50.5.4 Fault Output

The ACC has the FAULT output connected to the FAULT input of PWM. Please refer to chapter [Section 50.6.4 "Fault Mode"](#) and the implementation of the PWM in the product.

## 50.6 Functional Description

### 50.6.1 Description

The Analog Comparator Controller (ACC) controls the analog comparator settings and performs post-processing of the analog comparator output.

When the analog comparator settings are modified, the output of the analog cell may be invalid. The ACC masks the output for the invalid period.

A comparison flag is triggered by an event on the output of the analog comparator and an interrupt is generated. The event on the analog comparator output can be selected among falling edge, rising edge or any edge.

The ACC registers are listed in [Table 50-3](#).

### 50.6.2 Analog Settings

The user can select the input hysteresis and configure two different options, characterized as follows:

- High-speed: shortest propagation delay/highest current consumption
- Low-power: longest propagation delay/lowest current consumption

### 50.6.3 Output Masking Period

As soon as the analog comparator settings change, the output is invalid for a duration depending on ISEL current.

A masking period is automatically triggered as soon as a write access is performed on the ACC\_MR or ACC Analog Control Register (ACC\_ACR) (whatever the register data content).

When ISEL = 0, the mask period is  $8 \times t_{\text{peripheral clock}}$ .

When ISEL = 1, the mask period is  $128 \times t_{\text{peripheral clock}}$ .

The masking period is reported by reading a negative value (bit 31 set) on the ACC Interrupt Status Register (ACC\_ISR).

### 50.6.4 Fault Mode

In Fault mode, a comparison match event is communicated by the ACC fault output which is directly and internally connected to a PWM fault input.

The source of the fault output can be configured as either a combinational value derived from the analog comparator output or as the peripheral clock resynchronized value (Refer to [Figure 50-1 “Analog Comparator Controller Block Diagram”](#)).

### 50.6.5 Register Write Protection

To prevent any single software error from corrupting ACC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the [ACC Write Protection Mode Register \(ACC\\_WPMR\)](#).

If a write access to a write-protected register is detected, the WPVS flag in the [ACC Write Protection Status Register \(ACC\\_WPSR\)](#) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the ACC\_WPSR.

The following registers can be write-protected:

- [ACC Mode Register](#)
- [ACC Analog Control Register](#)

## 50.7 Analog Comparator Controller (ACC) User Interface

Table 50-3. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	ACC_CR	Write-only	–
0x04	Mode Register	ACC_MR	Read/Write	0
0x08–0x20	Reserved	–	–	–
0x24	Interrupt Enable Register	ACC_IER	Write-only	–
0x28	Interrupt Disable Register	ACC_IDR	Write-only	–
0x2C	Interrupt Mask Register	ACC_IMR	Read-only	0
0x30	Interrupt Status Register	ACC_ISR	Read-only	0
0x34–0x90	Reserved	–	–	–
0x94	Analog Control Register	ACC_ACR	Read/Write	0
0x98–0xE0	Reserved	–	–	–
0xE4	Write Protection Mode Register	ACC_WPMR	Read/Write	0
0xE8	Write Protection Status Register	ACC_WPSR	Read-only	0
0xEC–0xFC	Reserved	–	–	–

## 50.7.1 ACC Control Register

**Name:** ACC\_CR

**Address:** 0x40044000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SWRST

- **SWRST: Software Reset**

0: No effect.

1: Resets the module.

## 50.7.2 ACC Mode Register

**Name:** ACC\_MR

**Address:** 0x40044004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	FE	SELFS	INV	–	EDGETYP	–	ACEN
7	6	5	4	3	2	1	0
–	–	SELPLUS	–	–	–	SELMINUS	–

This register can only be written if the WPEN bit is cleared in the [ACC Write Protection Mode Register](#).

- **SELMINUS: Selection for Minus Comparator Input**

0..7: Selects the input to apply on analog comparator SELMINUS comparison input.

Value	Name	Description
0	TS	Select TS
1	VREFP	Select VREFP
2	DAC0	Select DAC0
3	DAC1	Select DAC1
4	AFE0_AD0	Select AFE0_AD0
5	AFE0_AD1	Select AFE0_AD1
6	AFE0_AD2	Select AFE0_AD2
7	AFE0_AD3	Select AFE0_AD3

- **SELPLUS: Selection For Plus Comparator Input**

0..7: Selects the input to apply on analog comparator SELPLUS comparison input.

Value	Name	Description
0	AFE0_AD0	Select AFE0_AD0
1	AFE0_AD1	Select AFE0_AD1
2	AFE0_AD2	Select AFE0_AD2
3	AFE0_AD3	Select AFE0_AD3
4	AFE0_AD4	Select AFE0_AD4
5	AFE0_AD5	Select AFE0_AD5
6	AFE1_AD0	Select AFE1_AD0
7	AFE1_AD1	Select AFE1_AD1

- **ACEN: Analog Comparator Enable**

0 (DIS): Analog comparator disabled.

1 (EN): Analog comparator enabled.

- **EDGETYP: Edge Type**

Value	Name	Description
0	RISING	Only rising edge of comparator output
1	FALLING	Falling edge of comparator output
2	ANY	Any edge of comparator output

- **INV: Invert Comparator Output**

0 (DIS): Analog comparator output is directly processed.

1 (EN): Analog comparator output is inverted prior to being processed.

- **SELFS: Selection Of Fault Source**

0 (CE): The CE flag is used to drive the FAULT output.

1 (OUTPUT): The output of the analog comparator flag is used to drive the FAULT output.

- **FE: Fault Enable**

0 (DIS): The FAULT output is tied to 0.

1 (EN): The FAULT output is driven by the signal defined by SELFS.

### 50.7.3 ACC Interrupt Enable Register

**Name:** ACC\_IER

**Address:** 0x40044024

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	CE

- **CE: Comparison Edge**

0: No effect.

1: Enables the interrupt when the selected edge (defined by EDGETYP) occurs.



## 50.7.4 ACC Interrupt Disable Register

**Name:** ACC\_IDR

**Address:** 0x40044028

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	CE

- **CE: Comparison Edge**

0: No effect.

1: Disables the interrupt when the selected edge (defined by EDGETYP) occurs.

## 50.7.5 ACC Interrupt Mask Register

**Name:** ACC\_IMR

**Address:** 0x4004402C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	CE

- **CE: Comparison Edge**

0: The interrupt is disabled.

1: The interrupt is enabled.

## 50.7.6 ACC Interrupt Status Register

**Name:** ACC\_ISR

**Address:** 0x40044030

**Access:** Read-only

31	30	29	28	27	26	25	24
MASK	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	SCO	CE

- **CE: Comparison Edge (cleared on read)**

0: No edge occurred (defined by EDGETYP) on analog comparator output since the last read of ACC\_ISR.

1: A selected edge (defined by EDGETYP) on analog comparator output occurred since the last read of ACC\_ISR.

- **SCO: Synchronized Comparator Output**

Returns an image of the analog comparator output after being pre-processed (refer to [Figure 50-1 on page 1585](#)).

If INV = 0

SCO = 0 if inn > inp

SCO = 1 if inp > inn

If INV = 1

SCO = 1 if inn > inp

SCO = 0 if inp > inn

- **MASK: Flag Mask**

0: The CE flag and SCO value are valid.

1: The CE flag and SCO value are invalid.

## 50.7.7 ACC Analog Control Register

**Name:** ACC\_ACR

**Address:** 0x40044094

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	HYST		ISEL

This register can only be written if the WPEN bit is cleared in [ACC Write Protection Mode Register](#).

- **ISEL: Current Selection**

Refer to [Table 54-56 "Analog Comparator Characteristics"](#).

0 (LOPW): Low-power option.

1 (HISP): High-speed option.

- **HYST: Hysteresis Selection**

0 to 3: Refer to [Table 54-56 "Analog Comparator Characteristics"](#).

## 50.7.8 ACC Write Protection Mode Register

**Name:** ACC\_WPMR

**Address:** 0x400440E4

**Access:** Read/Write

31	30	29	28	27	26	25	24
WPKEY							
23	22	21	20	19	18	17	16
WPKEY							
15	14	13	12	11	10	9	8
WPKEY							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WPEN

- **WPEN: Write Protection Enable**

0: Disables the write protection if WPKEY corresponds to 0x414343 (“ACC” in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x414343 (“ACC” in ASCII).

See [“Register Write Protection” on page 1587](#) for the list of registers that can be write-protected.

- **WPKEY: Write Protection Key**

Value	Name	Description
0x414343	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

## 50.7.9 ACC Write Protection Status Register

**Name:** ACC\_WPSR

**Address:** 0x400440E8

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WPVS

- **WPVS: Write Protection Violation Status**

0: No write protection violation has occurred since the last read of ACC\_WPSR.


1: A write protection violation (WPEN = 1) has occurred since the last read of ACC\_WPSR.

## 51. Integrity Check Monitor (ICM)

### 51.1 Description

The Integrity Check Monitor (ICM) is a DMA controller that performs hash calculation over multiple memory regions through the use of transfer descriptors located in memory (ICM Descriptor Area). The Hash function is based on the Secure Hash Algorithm (SHA). The ICM controller integrates two modes of operation. The first one is used to hash a list of memory regions and save the digests to memory (ICM Hash Area). The second operation mode is an active monitoring of the memory. In that mode, the hash function is evaluated and compared to the digest located at a predefined memory address (ICM Hash Area). If a mismatch occurs, an interrupt is raised. See [Figure 51-1](#) for an example of four-region monitoring. Hash and Descriptor areas are located in Memory instance i2, and the four regions are split in memory instances i0 and i1.

**Figure 51-1. Four-region Monitoring Example**



The ICM SHA engine is compliant with the American *FIPS (Federal Information Processing Standard) Publication 180-2* specification.

The following terms are concise definitions of the ICM concepts used throughout this document:


- Region—a partition of instruction or data memory space
- Region Descriptor—a data structure stored in memory, defining region attributes
- Region Attributes—region start address, region size, region SHA engine processing mode, Write Back or Compare function mode
- Context Registers—a set of ICM non-memory-mapped, internal registers which are automatically loaded, containing the attributes of the region being processed
- Main List—a list of region descriptors. Each element associates the start address of a region with a set of attributes.
- Secondary List—a linked list defined on a per region basis that describes the memory layout of the region (when the region is non-contiguous)
- Hash Area—predefined memory space where the region hash results (digest) are stored

## 51.2 Embedded Characteristics

- DMA AHB master interface
- Supports monitoring of up to 4 Non-Contiguous Memory Regions
- Supports block gathering through the use of linked list
- Supports Secure Hash Algorithm (SHA1, SHA224, SHA256)
- Compliant with *FIPS Publication 180-2*
- Configurable Processing Period:
  - When SHA1 algorithm is processed, the runtime period is either 85 or 209 clock cycles.
  - When SHA256 or SHA224 algorithm is processed, the runtime period is either 72 or 194 clock cycles.
- Programmable Bus burden

## 51.3 Block Diagram

Figure 51-2. Integrity Check Monitor Block Diagram





## 51.4 Product Dependencies

### 51.4.1 Power Management

The peripheral clock is not continuously provided to the ICM. The programmer must first enable the ICM clock in the Power Management Controller (PMC) before using the ICM.

### 51.4.2 Interrupt Sources

The ICM interface has an interrupt line connected to the Interrupt Controller.

Handling the ICM interrupt requires programming the interrupt controller before configuring the ICM.

**Table 51-1. Peripheral IDs**

Instance	ID
ICM	32

## 51.5 Functional Description


### 51.5.1 Overview

The Integrity Check Monitor (ICM) is a DMA controller that performs SHA-based memory hashing over memory regions. As shown in [Figure 51-2](#), it integrates a DMA interface, a Monitoring Finite State Machine (FSM), an integrity scheduler, a set of context registers, a SHA engine, an interface for configuration and status registers.

The ICM integrates a Secure Hash Algorithm Engine (SHA). This engine requires a message padded according to FIPS180-2 specification when used as a SHA calculation unit only. Otherwise, if the ICM is used as integrated check for memory content, the padding is not mandatory. The SHA module produces an N-bit message digest each time a block is read and a processing period ends. N is 160 for SHA1, 224 for SHA224, and 256 for SHA256.

When the ICM module is enabled, it sequentially retrieves a circular list of region descriptors from the memory (Main List described in [Figure 51-3](#)). Up to four regions may be monitored. Each region descriptor is composed of four words indicating the layout of the memory region (see [Figure 51-4](#)). It also contains the hashing engine configuration on a per region basis. As soon as the descriptor is loaded from the memory and context registers are updated with the data structure, the hashing operation starts. A programmable number of blocks (see TRSIZE field of the ICM\_RCTRL structure member) is transferred from the memory to the SHA engine. When the desired number of blocks have been transferred, the digest is whether moved to memory (Write Back function) or compared with a digest reference located in the system memory (Compare function). If a digest mismatch occurs, an interrupt is triggered if unmasked. The ICM module passes through the region descriptor list until the end of the list marked by an End of List bit set to one. To continuously monitor the list of regions, the WRAP bit must be set to one in the last data structure.

**Figure 51-3. ICM Region Descriptor and Hash Areas**



Each region descriptor supports gathering of data through the use of the Secondary List. Unlike the Main List, the Secondary List cannot modify the configuration attributes of the region. When the end of the Secondary List has been encountered, the ICM returns to the Main List. Memory integrity monitoring can be considered as a background service and the mandatory bandwidth shall be very limited. In order to limit the ICM memory bandwidth, use the BBC field of the ICM\_CFG register to control ICM memory load.

**Figure 51-4. Region Descriptor**





Figure 51-5 shows an example of the mandatory ICM settings to monitor three memory data blocks of the system memory (defined as two regions) with one region being not contiguous (two separate areas) and one contiguous memory area. For each said region, the SHA algorithm may be independently selected (different for each region). The wrap allows continuous monitoring.

Figure 51-5. Example: Monitoring of 3 Memory Data Blocks (Defined as 2 Regions)



## 51.5.2 ICM Region Descriptor Structure

The ICM Region Descriptor Area is a contiguous area of system memory that the controller and the processor can access. When the ICM controller is activated, the controller performs a descriptor fetch operation at  $*(ICM\_DSCR)$  address. If the Main List contains more than one descriptor (i.e., more than one region is to be monitored), the fetch address is  $*(ICM\_DSCR) + (RID \ll 4)$  where RID is the region identifier.

**Table 51-2. Region Descriptor Structure (Main List)**


Offset	Structure Member	Name
$ICM\_DSCR+0x000+RID*(0x10)$	ICM Region Start Address	ICM_RADDR
$ICM\_DSCR+0x004+RID*(0x10)$	ICM Region Configuration	ICM_RCFG
$ICM\_DSCR+0x008+RID*(0x10)$	ICM Region Control	ICM_RCTRL
$ICM\_DSCR+0x00C+RID*(0x10)$	ICM Region Next Address	ICM_RNEXT

### 51.5.2.1 ICM Region Start Address Structure Member

**Name:** ICM\_RADDR

**Address:** ICM\_DSCR+0x000+RID\*(0x10)

**Access:** Read/Write



- **RADDR: Region Start Address**

This field indicates the first byte address of the region.

### 51.5.2.2 ICM Region Configuration Structure Member

**Name:** ICM\_RCFG

**Address:** ICM\_DSCR+0x004+RID\*(0x10)

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	MRPROT					
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	ALGO			–	PROCDLY	SUIEN	ECIEN
7	6	5	4	3	2	1	0
WCIEN	BEIEN	DMIEN	RHIEN	–	EOM	WRAP	CDWBN

- **CDWBN: Compare Digest or Write Back Digest**

0: The digest is written to the Hash area.

1: The digest value is compared to the digest stored in the Hash area.

- **WRAP: Wrap Command**

0: The next region descriptor address loaded is the current region identifier descriptor address incremented by 0x10.

1: The next region descriptor address loaded is ICM\_DSCR.

- **EOM: End Of Monitoring**

0: The current descriptor does not terminate the monitoring.

1: The current descriptor terminates the Main List. WRAP bit value has no effect.

- **RHIEN: Region Hash Completed Interrupt Disable (Default Enabled)**

0: The ICM\_ISR RHC[*i*] flag is set when the field NEXT = 0 in a descriptor of the main or second list.

1: The ICM\_ISR RHC[*i*] flag remains cleared even if the setting condition is met.

- **DMIEN: Digest Mismatch Interrupt Disable (Default Enabled)**

0: The ICM\_ISR RBE[*i*] flag is set when the hash value just calculated from the processed region differs from expected hash value.

1: The ICM\_ISR RBE[*i*] flag remains cleared even if the setting condition is met.

- **BEIEN: Bus Error Interrupt Disable (Default Enabled)**

0: The flag is set when an error is reported on the system bus by the bus MATRIX.

1: The flag remains cleared even if the setting condition is met.

- **WCIEN: Wrap Condition Interrupt Disable (Default Enabled)**

0: The ICM\_ISR RWC[*i*] flag is set when the WRAP bit is set in a descriptor of the main list.

1: The ICM\_ISR RWC[*i*] flag remains cleared even if the setting condition is met.

- **ECIEN: End Bit Condition Interrupt (Default Enabled)**

0: The ICM\_ISR REC[*i*] flag is set when the descriptor having the EOM bit set is processed.

1: The ICM\_ISR REC[*i*] flag remains cleared even if the setting condition is met.

- **SUIEN: Monitoring Status Updated Condition Interrupt (Default Enabled)**

0: The ICM\_ISR RSU[*i*] flag is set when the corresponding descriptor is loaded from memory to ICM.

1: The ICM\_ISR RSU[*i*] flag remains cleared even if the setting condition is met.

- **PROCDLY: Processing Delay**

Value	Name	Description
0	SHORTEST	SHA processing runtime is the shortest one
1	LONGEST	SHA processing runtime is the longest one

When SHA1 algorithm is processed, the runtime period is either 85 or 209 clock cycles.

When SHA256 or SHA224 algorithm is processed, the runtime period is either 72 or 194 clock cycles.

- **ALGO: SHA Algorithm**

Value	Name	Description
0	SHA1	SHA1 algorithm processed
1	SHA256	SHA256 algorithm processed
4	SHA224	SHA224 algorithm processed

Values which are not listed in the table must be considered as “reserved”.

- **MRPROT: Memory Region AHB Protection**

This field indicates the value of HPROT AHB signal when the ICM reads the memory region to be monitored (refer to HPROT signal encoding available on [www.arm.com](http://www.arm.com)).




### 51.5.2.3 ICM Region Control Structure Member

**Name:** ICM\_RCTRL

**Address:** ICM\_DSCR+0x008+RID\*(0x10)

**Access:** Read/Write



- **TRSIZE: Transfer Size for the Current Chunk of Data**


ICM performs a transfer of (TRSIZE + 1) blocks of 512 bits.

#### 51.5.2.4 ICM Region Next Address Structure Member

**Name:** ICM\_RNEXT

**Address:** ICM\_DSCR+0x00C+RID\*(0x10)

**Access:** Read/Write



- **NEXT: Region Transfer Descriptor Next Address**

When configured to 0, this field indicates that the current descriptor is the last descriptor of the Secondary List, otherwise it points at a new descriptor of the Secondary List.





The bits RHIEEN or ECIEEN must be written to 1 in the region descriptor structure member ICM\_RCTRL. The flag RHC[*i*], *i* being the region index, is set (if RHIEEN is set) when the hash result is available at address defined in ICM\_HASH. The flag REC[*i*], *i* being the region index, is set (if ECIEEN is set) when the hash result is available at the address defined in ICM\_HASH.

An interrupt is generated if the bit RHC[*i*] is written to 1 in the ICM\_IER (if RHC[*i*] is set in ICM\_RCTRL of region *i*) or if the bit REC[*i*] is written to 1 in the ICM\_IER (if REC[*i*] is set in ICM\_RCTRL of region *i*).

#### 51.5.4.2 Processing Period

The SHA engine processing period can be configured.

The short processing period allows to allocate bandwidth to the SHA module whereas the long processing period allocates more bandwidth on the system bus to other applications.

In SHA mode, the shortest processing period is 85 clock cycles + 2 clock cycles for start command synchronization. The longest period is 209 clock cycles + 2 clock cycles.

In SHA256 and SHA224 modes, the shortest processing period is 72 clock cycles + 2 clock cycles for start command synchronization. The longest period is 194 clock cycles + 2 clock cycles.

#### 51.5.5 ICM Automatic Monitoring Mode

The ASCD bit of the ICM\_CFG register is used to activate the ICM Automatic Mode. When ICM\_CFG.ASCD is set, the ICM performs the following actions:

- The ICM controller passes through the Main List once with CDWBN bit in the context register at 0 (i.e., Write Back activated) and EOM bit in context register at 0.
- When WRAP = 1 in ICM\_RCFG, the ICM controller enters active monitoring with CDWBN bit in context register now set and EOM bit in context register cleared. Bits CDWBN and EOM in ICM\_RCFG have no effect.

#### 51.5.6 Programming the ICM for Multiple Regions

Table 51-8. Region Attributes

Transfer Type		Main List	ICM_RCFG			ICM_RNEXT	Comments
			CDWBN	WRAP	EOM	NEXT	
Single Region	Contiguous list of blocks Digest written to memory Monitoring disabled	1 item	0	0	1	0	The Main List contains only one descriptor. The Secondary List is empty for that descriptor. The digest is computed and saved to memory.
	Non-contiguous list of blocks Digest written to memory Monitoring disabled	1 item	0	0	1	Secondary List address of the current region identifier	The Main List contains only one descriptor. The Secondary List describes the layout of the non-contiguous region.
	Contiguous list of blocks Digest comparison enabled Monitoring enabled	1 item	1	1	0	0	When the hash computation is terminated, the digest is compared with the one saved in memory.

**Table 51-8. Region Attributes (Continued)**

Transfer Type	Main List	ICM_RCFG			ICM_RNEXT	Comments	
		CDWBN	WRAP	EOM	NEXT		
Multiple Regions	Contiguous list of blocks Digest written to memory Monitoring is disabled	More than one item	0	0	1 for the last, 0 otherwise	0	ICM passes through the list once.
	Contiguous list of blocks Digest comparison is enabled Monitoring is enabled	More than one item	1	1 for the last, 0 otherwise	0	0	ICM performs active monitoring of the regions. If a mismatch occurs, an interrupt is raised.
	Non-contiguous list of blocks Digest is written to memory Monitoring is disabled	More than one item	0	0	1	Secondary List address	ICM performs hashing and saves digests to the Hash area.
	Non-contiguous list of blocks Digest comparison is enabled Monitoring is enabled	More than one item	1	1	0	Secondary List address	ICM performs data gathering on a per region basis.

### 51.5.7 Security Features

When an undefined register access occurs, the URAD bit in the Interrupt Status Register (ICM\_ISR) is set if unmasked. Its source is then reported in the Undefined Access Status Register (ICM\_UASR). Only the first undefined register access is available through the ICM\_UASR.URAT field.

Several kinds of unspecified register accesses can occur:

- Unspecified structure member set to one detected when the descriptor is loaded
- Configuration register (ICM\_CFG) modified during active monitoring
- Descriptor register (ICM\_DSCR) modified during active monitoring
- Hash register (ICM\_HASH) modified during active monitoring
- Write-only register read access

The URAD bit and the URAT field can only be reset by writing a 1 to the ICM\_CTRL.SWRST bit.

## 51.6 Integrity Check Monitor (ICM) User Interface

Table 51-9. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Configuration Register	ICM_CFG	Read/Write	0x0
0x04	Control Register	ICM_CTRL	Write-only	–
0x08	Status Register	ICM_SR	Write-only	–
0x0C	Reserved	–	–	–
0x10	Interrupt Enable Register	ICM_IER	Write-only	–
0x14	Interrupt Disable Register	ICM_IDR	Write-only	–
0x18	Interrupt Mask Register	ICM_IMR	Read-only	0x0
0x1C	Interrupt Status Register	ICM_ISR	Read-only	0x0
0x20	Undefined Access Status Register	ICM_UASR	Read-only	0x0
0x24–0x2C	Reserved	–	–	–
0x30	Region Descriptor Area Start Address Register	ICM_DSCR	Read/Write	0x0
0x34	Region Hash Area Start Address Register	ICM_HASH	Read/Write	0x0
0x38	User Initial Hash Value 0 Register	ICM_UIHVAL0	Write-only	–
...	...	...	...	...
0x54	User Initial Hash Value 7	ICM_UIHVAL7	Write-only	–
0x58–0xFC	Reserved	–	–	–

## 51.6.1 ICM Configuration Register

**Name:** ICM\_CFG  
**Address:** 0x40048000  
**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	DAPROT					
23	22	21	20	19	18	17	16
–	–	HAPROT					
15	14	13	12	11	10	9	8
UALGO			UIHASH	–	–	DUALBUFF	ASCD
7	6	5	4	3	2	1	0
BBC				–	SLBDIS	EOMDIS	WBDIS

- **WBDIS: Write Back Disable**

0: Write Back Operations are permitted.

1: Write Back Operations are forbidden. Context register CDWBN bit is internally set to one and cannot be modified by a linked list element. The CDWBN bit of the ICM\_RCFG structure member has no effect.

When ASCD bit of the ICM\_CFG register is set, WBDIS bit value has no effect.

- **EOMDIS: End of Monitoring Disable**

0: End of Monitoring is permitted

1: End of Monitoring is forbidden. The EOM bit of the ICM\_RCFG structure member has no effect.

- **SLBDIS: Secondary List Branching Disable**

0: Branching to the Secondary List is permitted.

1: Branching to the Secondary List is forbidden. The NEXT field of the ICM\_RNEXT structure member has no effect and is always considered as zero.

- **BBC: Bus Burden Control**

This field is used to control the burden of the ICM system bus. The number of system clock cycles between the end of the current processing and the next block transfer is set to  $2^{BBC}$ . Up to 32,768 cycles can be inserted.

- **ASCD: Automatic Switch To Compare Digest**

0: Automatic mode is disabled.

1: When this mode is enabled, the ICM controller automatically switches to active monitoring after the first Main List pass. Both CDWBN and WBDIS bits have no effect. A one must be written to the EOM bit in ICM\_RCFG to terminate the monitoring.

- **DUALBUFF: Dual Input Buffer**

0: Dual Input buffer mode is disabled.

1: Dual Input buffer mode is enabled.



- **UIHASH: User Initial Hash Value**

0: The secure hash standard provides the initial hash value.

1: The initial hash value is programmable. Field UALGO provides the SHA algorithm. The ALGO field of the ICM\_RCFG structure member has no effect.

- **UALGO: User SHA Algorithm**

Value	Name	Description
0	SHA1	SHA1 algorithm processed
1	SHA256	SHA256 algorithm processed
4	SHA224	SHA224 algorithm processed

- **DAPROT: Region Descriptor Area Protection**

This field indicates the value of HPROT AHB signal when the ICM accesses the descriptor area (refer to HPROT signal encoding available on [www.arm.com](http://www.arm.com)).

- **HAPROT: Region Hash Area Protection**

This field indicates the value of HPROT AHB signal when the ICM accesses the Hash area (refer to HPROT signal encoding available on [www.arm.com](http://www.arm.com)).

## 51.6.2 ICM Control Register

**Name:** ICM\_CTRL

**Address:** 0x40048004

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RMEN				RMDIS			
7	6	5	4	3	2	1	0
REHASH				–	SWRST	DISABLE	ENABLE

- **ENABLE: ICM Enable**

0: No effect

1: When set to one, the ICM controller is activated.

- **DISABLE: ICM Disable Register**

0: No effect

1: The ICM controller is disabled. If a region is active, this region is terminated.

- **SWRST: Software Reset**

0: No effect

1: Resets the ICM controller.

- **REHASH: Recompute Internal Hash**

0: No effect

1: When REHASH[*i*] is set to one, Region *i* digest is re-computed. This bit is only available when region monitoring is disabled.

- **RMDIS: Region Monitoring Disable**

0: No effect

1: When bit RMDIS[*i*] is set to one, the monitoring of region with identifier *i* is disabled.

- **RMEN: Region Monitoring Enable**

0: No effect

1: When bit RMEN[*i*] is set to one, the monitoring of region with identifier *i* is activated.

Monitoring is activated by default.

### 51.6.3 ICM Status Register

**Name:** ICM\_SR

**Address:** 0x40048008

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RMDIS				RAWRMDIS			
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	ENABLE

- **ENABLE: ICM Controller Enable Register**

0: ICM controller is disabled.

1: ICM controller is activated.

- **RAWRMDIS: Region Monitoring Disabled Raw Status**

0: Region *i* monitoring has been activated by writing a 1 in RMEN[*i*] of ICM\_CTRL.

1: Region *i* monitoring has been deactivated by writing a 1 in RMDIS[*i*] of ICM\_CTRL.

- **RMDIS: Region Monitoring Disabled Status**

0: Region *i* is being monitored (occurs after integrity check value has been calculated and written to Hash area).

1: Region *i* monitoring is not being monitored.

## 51.6.4 ICM Interrupt Enable Register

**Name:** ICM\_IER

**Address:** 0x40048010

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	URAD
23	22	21	20	19	18	17	16
RSU				REC			
15	14	13	12	11	10	9	8
RWC				RBE			
7	6	5	4	3	2	1	0
RDM				RHC			

- **RHC: Region Hash Completed Interrupt Enable**

0: No effect

1: When RHC[*i*] is set to one, the Region *i* Hash Completed interrupt is enabled.

- **RDM: Region Digest Mismatch Interrupt Enable**

0: No effect

1: When RDM[*i*] is set to one, the Region *i* Digest Mismatch interrupt is enabled.

- **RBE: Region Bus Error Interrupt Enable**

0: No effect

1: When RBE[*i*] is set to one, the Region *i* Bus Error interrupt is enabled.

- **RWC: Region Wrap Condition detected Interrupt Enable**

0: No effect

1: When RWC[*i*] is set to one, the Region *i* Wrap Condition interrupt is enabled.

- **REC: Region End bit Condition Detected Interrupt Enable**

0: No effect

1: When REC[*i*] is set to one, the region *i* End bit Condition interrupt is enabled.

- **RSU: Region Status Updated Interrupt Disable**

0: No effect

1: When RSU[*i*] is set to one, the region *i* Status Updated interrupt is enabled.

- **URAD: Undefined Register Access Detection Interrupt Enable**

0: No effect

1: The Undefined Register Access interrupt is enabled.

## 51.6.5 ICM Interrupt Disable Register

**Name:** ICM\_IDR

**Address:** 0x40048014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	URAD
23	22	21	20	19	18	17	16
RSU				REC			
15	14	13	12	11	10	9	8
RWC				RBE			
7	6	5	4	3	2	1	0
RDM				RHC			

- **RHC: Region Hash Completed Interrupt Disable**

0: No effect

1: When RHC[*i*] is set to one, the Region *i* Hash Completed interrupt is disabled.

- **RDM: Region Digest Mismatch Interrupt Disable**

0: No effect

1: When RDM[*i*] is set to one, the Region *i* Digest Mismatch interrupt is disabled.

- **RBE: Region Bus Error Interrupt Disable**

0: No effect

1: When RBE[*i*] is set to one, the Region *i* Bus Error interrupt is disabled.

- **RWC: Region Wrap Condition Detected Interrupt Disable**

0: No effect

1: When RWC[*i*] is set to one, the Region *i* Wrap Condition interrupt is disabled.

- **REC: Region End bit Condition detected Interrupt Disable**

0: No effect

1: When REC[*i*] is set to one, the region *i* End bit Condition interrupt is disabled.

- **RSU: Region Status Updated Interrupt Disable**

0: No effect

1: When RSU[*i*] is set to one, the region *i* Status Updated interrupt is disabled.

- **URAD: Undefined Register Access Detection Interrupt Disable**

0: No effect

1: Undefined Register Access Detection interrupt is disabled.

## 51.6.6 ICM Interrupt Mask Register

**Name:** ICM\_IMR

**Address:** 0x40048018

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	URAD
23	22	21	20	19	18	17	16
RSU				REC			
15	14	13	12	11	10	9	8
RWC				RBE			
7	6	5	4	3	2	1	0
RDM				RHC			

- **RHC: Region Hash Completed Interrupt Mask**

0: When RHC[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When RHC[*i*] is set to one, the interrupt is enabled for region *i*.

- **RDM: Region Digest Mismatch Interrupt Mask**

0: When RDM[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When RDM[*i*] is set to one, the interrupt is enabled for region *i*.

- **RBE: Region Bus Error Interrupt Mask**

0: When RBE[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When RBE[*i*] is set to one, the interrupt is enabled for region *i*.

- **RWC: Region Wrap Condition Detected Interrupt Mask**

0: When RWC[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When RWC[*i*] is set to one, the interrupt is enabled for region *i*.

- **REC: Region End bit Condition Detected Interrupt Mask**

0: When REC[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When REC[*i*] is set to one, the interrupt is enabled for region *i*.

- **RSU: Region Status Updated Interrupt Mask**

0: When RSU[*i*] is set to zero, the interrupt is disabled for region *i*.

1: When RSU[*i*] is set to one, the interrupt is enabled for region *i*.

- **URAD: Undefined Register Access Detection Interrupt Mask**

0: Interrupt is disabled

1: Interrupt is enabled.

## 51.6.7 ICM Interrupt Status Register

**Name:** ICM\_ISR

**Address:** 0x4004801C

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	URAD
23	22	21	20	19	18	17	16
RSU				REC			
15	14	13	12	11	10	9	8
RWC				RBE			
7	6	5	4	3	2	1	0
RDM				RHC			

- **RHC: Region Hash Completed**

When RHC[*i*] is set, it indicates that the ICM has completed the region with identifier *i*.

- **RDM: Region Digest Mismatch**

When RDM[*i*] is set, it indicates that there is a digest comparison mismatch between the hash value of the region with identifier *i* and the reference value located in the Hash Area.

- **RBE: Region Bus Error**

When RBE[*i*] is set, it indicates that a bus error has been detected while hashing memory region *i*.

- **RWC: Region Wrap Condition Detected**

When RWC[*i*] is set, it indicates that a wrap condition has been detected.

- **REC: Region End bit Condition Detected**

When REC[*i*] is set, it indicates that an end bit condition has been detected.

- **RSU: Region Status Updated Detected**

When RSU[*i*] is set, it indicates that a region status updated condition has been detected.

- **URAD: Undefined Register Access Detection Status**

0: No undefined register access has been detected since the last SWRST.

1: At least one undefined register access has been detected since the last SWRST.

The URAD bit is only reset by the SWRST bit in the ICM\_CTRL register.

The URAT field in the ICM\_UASR indicates the unspecified access type.

## 51.6.8 ICM Undefined Access Status Register

**Name:** ICM\_UASR

**Address:** 0x40048020

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	URAT		

### • URAT: Undefined Register Access Trace

Value	Name	Description
0	UNSPEC_STRUCT_MEMBER	Unspecified structure member set to one detected when the descriptor is loaded.
1	ICM_CFG_MODIFIED	ICM_CFG modified during active monitoring.
2	ICM_DSCR_MODIFIED	ICM_DSCR modified during active monitoring.
3	ICM_HASH_MODIFIED	ICM_HASH modified during active monitoring.
4	READ_ACCESS	Write-only register read access

Only the first Undefined Register Access Trace is available through the URAT field.

The URAT field is only reset by the SWRST bit in the ICM\_CTRL register.



### 51.6.9 ICM Descriptor Area Start Address Register

**Name:** ICM\_DSCR

**Address:** 0x40048030

**Access:** Read/Write

31	30	29	28	27	26	25	24
DASA							
23	22	21	20	19	18	17	16
DASA							
15	14	13	12	11	10	9	8
DASA							
7	6	5	4	3	2	1	0
DASA	-	-	-	-	-	-	-

- **DASA: Descriptor Area Start Address**

The start address is a multiple of the total size of the data structure (64 bytes).

### 51.6.10 ICM Hash Area Start Address Register

**Name:** ICM\_HASH  
**Address:** 0x40048034  
**Access:** Read/Write

31	30	29	28	27	26	25	24
HASA							
23	22	21	20	19	18	17	16
HASA							
15	14	13	12	11	10	9	8
HASA							
7	6	5	4	3	2	1	0
HASA	-	-	-	-	-	-	-

- **HASA: Hash Area Start Address**


This field points at the Hash memory location. The address must be a multiple of 128 bytes.

### 51.6.11 ICM User Initial Hash Value Register

**Name:** ICM\_UIHVALx [x=0..7]

**Address:** 0x40048038

**Access:** Write-only



- **VAL: Initial Hash Value**

When UIHASH bit of IMC\_CFG register is set, the Initial Hash Value is user-programmable.

To meet the desired standard, use the following example values.

For ICM\_UIHVAL0 field:

Example	Comment
0x67452301	SHA1 algorithm
0xC1059ED8	SHA224 algorithm
0x6A09E667	SHA256 algorithm

For ICM\_UIHVAL1 field:

Example	Comment
0xEFCDAB89	SHA1 algorithm
0x367CD507	SHA224 algorithm
0xBB67AE85	SHA256 algorithm

For ICM\_UIHVAL2 field:

Example	Comment
0x98BADCFE	SHA1 algorithm
0x3070DD17	SHA224 algorithm
0x3C6EF372	SHA256 algorithm

For ICM\_UIHVAL3 field:

Example	Comment
0x10325476	SHA1 algorithm
0xF70E5939	SHA224 algorithm
0xA54FF53A	SHA256 algorithm

For ICM\_UIHVAL4 field:

Example	Comment
0xC3D2E1F0	SHA1 algorithm
0xFFC00B31	SHA224 algorithm
0x510E527F	SHA256 algorithm

For ICM\_UIHVAL5 field:

Example	Comment
0x68581511	SHA224 algorithm
0x9B05688C	SHA256 algorithm

For ICM\_UIHVAL6 field:

Example	Comment
0x64F98FA7	SHA224 algorithm
0x1F83D9AB	SHA256 algorithm

For ICM\_UIHVAL7 field:

Example	Comment
0xBEFA4FA4	SHA224 algorithm
0x5BE0CD19	SHA256 algorithm

Example of Initial Value for SHA-1 Algorithm

Register Address	Address Offset / Byte Lane			
	0x3 / 31:24	0x2 / 23:16	0x1 / 15:8	0x0 / 7:0
0x000 ICM_UIHVAL0	01	23	45	67
0x004 ICM_UIHVAL1	89	ab	cd	ef
0x008 ICM_UIHVAL2	fe	dc	ba	98
0x00C ICM_UIHVAL3	76	54	32	10
0x010 ICM_UIHVAL4	f0	e1	d2	c3

## 52. True Random Number Generator (TRNG)

### 52.1 Description

The True Random Number Generator (TRNG) passes the American *NIST Special Publication 800-22 and Diehard Random Tests Suites*.


The TRNG may be used as an entropy source for seeding an NIST approved DRNG (Deterministic RNG) as required by FIPS PUB 140-2 and 140-3.

### 52.2 Embedded Characteristics

- Passed NIST Special Publication 800-22 Tests Suite
- Passed Diehard Random Tests Suite
- May be used as Entropy Source for seeding an NIST approved DRNG (Deterministic RNG) as required by FIPS PUB 140-2 and 140-3
- Provides a 32-bit Random Number Every 84 Clock Cycles

### 52.3 Block Diagram

Figure 52-1. TRNG Block Diagram



## 52.4 Product Dependencies

### 52.4.1 Power Management

The TRNG interface may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the TRNG user interface clock. The user interface clock is independent from any clock that may be used in the entropy source logic circuitry. The source of entropy can be enabled before enabling the user interface clock.

### 52.4.2 Interrupt

The TRNG interface has an interrupt line connected to the Interrupt Controller. In order to handle interrupts, the Interrupt Controller must be programmed before configuring the TRNG.

Table 52-1. Peripheral IDs


Instance	ID
TRNG	57

## 52.5 Functional Description

As soon as the TRNG is enabled in the control register (TRNG\_CR), the generator provides one 32-bit value every 84 clock cycles. Interrupt `trng_int` can be enabled in the TRNG\_IER (respectively disabled in the TRNG\_IDR). This interrupt is set when a new random value is available and is cleared when the status register (TRNG\_ISR) is read. The flag `DATRDY` of the (TRNG\_ISR) is set when the random data is ready to be read out on the 32-bit output data register (TRNG\_ODATA).

The normal mode of operation checks that the status register flag equals 1 before reading the output data register when a 32-bit random value is required by the software application.

Figure 52-2. TRNG Data Generation Sequence



## 52.6 True Random Number Generator (TRNG) User Interface

Table 52-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TRNG_CR	Write-only	–
0x10	Interrupt Enable Register	TRNG_IER	Write-only	–
0x14	Interrupt Disable Register	TRNG_IDR	Write-only	–
0x18	Interrupt Mask Register	TRNG_IMR	Read-only	0x0000_0000
0x1C	Interrupt Status Register	TRNG_ISR	Read-only	0x0000_0000
0x50	Output Data Register	TRNG_ODATA	Read-only	0x0000_0000
0xFC	Reserved	–	–	–

### 52.6.1 TRNG Control Register

**Name:** TRNG\_CR

**Address:** 0x40070000

**Access:** Write-only

31	30	29	28	27	26	25	24
KEY							
23	22	21	20	19	18	17	16
KEY							
15	14	13	12	11	10	9	8
KEY							
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	ENABLE

- **ENABLE: Enables the TRNG to provide random values**

0: Disables the TRNG.

1: Enables the TRNG if 0x524E47 (“RNG” in ASCII) is written in KEY field at the same time.

- **KEY: Security Key.**

Value	Name	Description
0x524E47	PASSWD	Writing any other value in this field aborts the write operation.



## 52.6.2 TRNG Interrupt Enable Register

**Name:** TRNG\_IER

**Address:** 0x40070010

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

- **DATRDY: Data Ready Interrupt Enable**

0: No effect.

1: Enables the corresponding interrupt.

### 52.6.3 TRNG Interrupt Disable Register

**Name:** TRNG\_IDR

**Address:** 0x40070014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

- **DATRDY: Data Ready Interrupt Disable**

0: No effect.

1: Disables the corresponding interrupt.

## 52.6.4 TRNG Interrupt Mask Register

**Name:** TRNG\_IMR

**Address:** 0x40070018

**Reset:** 0x0000\_0000

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

- **DATRDY: Data Ready Interrupt Mask**

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

## 52.6.5 TRNG Interrupt Status Register

**Name:** TRNG\_ISR

**Address:** 0x4007001C

**Reset:** 0x0000\_0000

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
		–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

- **DATRDY: Data Ready**

0: Output data is not valid or TRNG is disabled.

1: New Random value is completed.

DATRDY is cleared when this register is read.


## 52.6.6 TRNG Output Data Register

**Name:** TRNG\_ODATA

**Address:** 0x40070050

**Reset:** 0x0000\_0000

**Access:** Read-only



- **ODATA: Output Data**

The 32-bit Output Data register contains the 32-bit random data.

## 53. Advanced Encryption Standard (AES)

### 53.1 Description

The Advanced Encryption Standard (AES) is compliant with the American *FIPS (Federal Information Processing Standard) Publication 197* specification.

The AES supports all five confidentiality modes of operation for symmetrical key block cipher algorithms (ECB, CBC, OFB, CFB and CTR), as specified in the *NIST Special Publication 800-38A Recommendation*, as well as Galois/Counter Mode (GCM) as specified in the *NIST Special Publication 800-38D Recommendation*. It is compatible with all these modes via DMA Controller channels, minimizing processor intervention for large buffer transfers.

The 128-bit/192-bit/256-bit key is stored in four/six/eight 32-bit write-only AES Key Word Registers (AES\_KEYWR0–3).

The 128-bit input data and initialization vector (for some modes) are each stored in four 32-bit write-only AES Input Data Registers (AES\_IDATAR0–3) and AES Initialization Vector Registers (AES\_IVR0–3).

As soon as the initialization vector, the input data and the key are configured, the encryption/decryption process may be started. Then the encrypted/decrypted data are ready to be read out on the four 32-bit AES Output Data Registers (AES\_ODATAR0–3) or through the DMA channels.

### 53.2 Embedded Characteristics

- Compliant with *FIPS Publication 197, Advanced Encryption Standard (AES)*
- 128-bit/192-bit/256-bit Cryptographic Key
- 12/14/16 Clock Cycles Encryption/Decryption Processing Time with a 128-bit/192-bit/256-bit Cryptographic Key
- Double Input Buffer Optimizes Runtime
- Support of the Modes of Operation Specified in the *NIST Special Publication 800-38A* and *NIST Special Publication 800-38D*:
  - Electronic Code Book (ECB)
  - Cipher Block Chaining (CBC) including CBC-MAC
  - Cipher Feedback (CFB)
  - Output Feedback (OFB)
  - Counter (CTR)
  - Galois/Counter Mode (GCM)
- 8, 16, 32, 64 and 128-bit Data Sizes Possible in CFB Mode
- Last Output Data Mode Allows Optimized Message Authentication Code (MAC) Generation
- Hardware Countermeasures
- Connection to DMA Optimizes Data Transfers for all Operating Modes

## 53.3 Product Dependencies

### 53.3.1 Power Management

The AES may be clocked through the Power Management Controller (PMC), so the programmer must first to configure the PMC to enable the AES clock.

### 53.3.2 Interrupt

The AES interface has an interrupt line connected to the Interrupt Controller.

Handling the AES interrupt requires programming the Interrupt Controller before configuring the AES.

**Table 53-1. Peripheral IDs**

Instance	ID
AES	56

## 53.4 Functional Description

The Advanced Encryption Standard (AES) specifies a FIPS-approved cryptographic algorithm that can be used to protect electronic data. The AES algorithm is a symmetric block cipher that can encrypt (encipher) and decrypt (decipher) information.

Encryption converts data to an unintelligible form called ciphertext. Decrypting the ciphertext converts the data back into its original form, called plaintext. The CIPHER bit in the AES Mode Register (AES\_MR) allows selection between the encryption and the decryption processes.

The AES is capable of using cryptographic keys of 128/192/256 bits to encrypt and decrypt data in blocks of 128 bits. This 128-bit/192-bit/256-bit key is defined in the AES\_KEYWRx.

The input to the encryption processes of the CBC, CFB, and OFB modes includes, in addition to the plaintext, a 128-bit data block called the initialization vector (IV), which must be set in the AES\_IVRx. The initialization vector is used in an initial step in the encryption of a message and in the corresponding decryption of the message. The AES\_IVRx are also used by the CTR mode to set the counter value.

### 53.4.1 AES Register Endianism

In ARM processor-based products, the system bus and processors manipulate data in little-endian form. The AES interface requires little-endian format words. However, in accordance with the protocol of the FIPS 197 specification, data is collected, processed and stored by the AES algorithm in big-endian form.

The following example illustrates how to configure the AES:

If the first 64 bits of a message (according to FIPS 197, i.e., big-endian format) to be processed is 0xcafedeca\_01234567, then the AES\_IDATAR0 and AES\_IDATAR1 registers must be written with the following pattern:

- AES\_IDATAR0 = 0xcadefeca
- AES\_IDATAR1 = 0x67452301

### 53.4.2 Operation Modes

The AES supports the following modes of operation:

- ECB: Electronic Code Book
- CBC: Cipher Block Chaining
- OFB: Output Feedback
- CFB: Cipher Feedback
  - CFB8 (CFB where the length of the data segment is 8 bits)
  - CFB16 (CFB where the length of the data segment is 16 bits)
  - CFB32 (CFB where the length of the data segment is 32 bits)
  - CFB64 (CFB where the length of the data segment is 64 bits)
  - CFB128 (CFB where the length of the data segment is 128 bits)
- CTR: Counter
- GCM: Galois/Counter Mode

The data pre-processing, post-processing and data chaining for the concerned modes are automatically performed. Refer to the *NIST Special Publication 800-38A* and *NIST Special Publication 800-38D* for more complete information.

These modes are selected by setting the OPMOD field in the AES\_MR.

In CFB mode, five data sizes are possible (8, 16, 32, 64 or 128 bits), configurable by means of the CFBS field in the AES\_MR ([Section 53.5.2 “AES Mode Register”](#)).



In CTR mode, the size of the block counter embedded in the module is 16 bits. Therefore, there is a rollover after processing 1 megabyte of data. If the file to be processed is greater than 1 megabyte, this file must be split into fragments of 1 megabyte or less for the first fragment if the initial value of the counter is greater than 0. Prior to loading the first fragment into AES\_IDATARx, AES\_IVRx must be fully programmed with the initial counter value. For any fragment, after the transfer is completed and prior to transferring the next fragment, AES\_IVRx must be programmed with the appropriate counter value.

If the initial value of the counter is greater than 0 and the data buffer size to be processed is greater than 1 megabyte, the size of the first fragment to be processed must be 1 megabyte minus  $16 \times (\text{initial value})$  to prevent a rollover of the internal 1-bit counter.

To have a sequential increment, the counter value must be programmed with the value programmed for the previous fragment +  $2^{16}$  (or less for the first fragment).

All AES\_IVRx fields must be programmed to take into account the possible carry propagation.

### 53.4.3 Double Input Buffer

The AES\_IDATARx can be double-buffered to reduce the runtime of large files.

This mode allows writing a new message block when the previous message block is being processed. This is only possible when DMA accesses are performed (SMOD = 0x2).

The DUALBUFF bit in the AES\_MR must be set to '1' to access the double buffer.

### 53.4.4 Start Modes

The SMOD field in the AES\_MR allows selection of the encryption (or decryption) Start mode.

#### 53.4.4.1 Manual Mode

The sequence order is as follows:

1. Write the AES\_MR with all required fields, including but not limited to SMOD and OPMOD.
2. Write the 128-bit/192-bit/256-bit key in the AES\_KEYWRx.
3. Write the initialization vector (or counter) in the AES\_IVRx.

Note: The AES\_IVRx concern all modes except ECB.

4. Set the bit DATRDY (Data Ready) in the AES Interrupt Enable Register (AES\_IER), depending on whether an interrupt is required or not at the end of processing.
5. Write the data to be encrypted/decrypted in the authorized AES\_IDATARx (see [Table 53-2](#)).
6. Set the START bit in the AES Control Register (AES\_CR) to begin the encryption or the decryption process.
7. When processing completes, the DATRDY flag in the AES Interrupt Status Register (AES\_ISR) is raised. If an interrupt has been enabled by setting the DATRDY bit in the AES\_IER, the interrupt line of the AES is activated.
8. When software reads one of the AES\_ODATARx, the DATRDY bit is automatically cleared.

**Table 53-2. Authorized Input Data Registers**

Operation Mode	Input Data Registers to Write
ECB	All
CBC	All
OFB	All
128-bit CFB	All
64-bit CFB	AES_IDATAR0 and AES_IDATAR1
32-bit CFB	AES_IDATAR0
16-bit CFB	AES_IDATAR0
8-bit CFB	AES_IDATAR0
CTR	All
GCM	All

Note: In 64-bit CFB mode, writing to AES\_IDATAR2 and AES\_IDATAR3 is not allowed and may lead to errors in processing.

Note: In 32, 16, and 8-bit CFB modes, writing to AES\_IDATAR1, AES\_IDATAR2 and AES\_IDATAR3 is not allowed and may lead to errors in processing.

#### 53.4.4.2 Auto Mode

The Auto Mode is similar to the manual one, except that in this mode, as soon as the correct number of AES\_IDATARx is written, processing is automatically started without any action in the AES\_CR.

#### 53.4.4.3 DMA Mode

The DMA Controller can be used in association with the AES to perform an encryption/decryption of a buffer without any action by software during processing.

The SMOD field in the AES\_MR must be configured to 0x2 and the DMA must be configured with non-incremental addresses.

The start address of any transfer descriptor must be configured with the address of AES\_IDATAR0.

The DMA chunk size configuration depends on the AES mode of operation and is listed in [Table 53-3 “DMA Data Transfer Type for the Different Operation Modes”](#).

When writing data to AES with a first DMA channel, data are first fetched from a memory buffer (source data). It is recommended to configure the size of source data to “words” even for CFB modes. On the contrary, the destination data size depends on the mode of operation. When reading data from the AES with the second DMA channel, the source data is the data read from AES and data destination is the memory buffer. In this case, the source data size depends on the AES mode of operation and is listed in [Table 53-3](#).

**Table 53-3. DMA Data Transfer Type for the Different Operation Modes**

Operation Mode	Chunk Size	Destination/Source Data Transfer Type
ECB	4	Word
CBC	4	Word
OFB	4	Word
CFB 128-bit	4	Word
CFB 64-bit	1	Word
CFB 32-bit	1	Word
CFB 16-bit	1	Half-word
CFB 8-bit	1	Byte
CTR	4	Word
GCM	4	Word

### 53.4.5 Last Output Data Mode

This mode is used to generate cryptographic checksums on data (MAC) by means of cipher block chaining encryption algorithm (CBC-MAC algorithm for example).

After each end of encryption/decryption, the output data are available either on the AES\_ODATARx for Manual and Auto mode or at the address specified in the receive buffer pointer for DMA mode (see [Table 53-4 “Last Output Data Mode Behavior versus Start Modes”](#)).

The Last Output Data (LOD) bit in the AES\_MR allows retrieval of only the last data of several encryption/decryption processes.

Therefore, there is no need to define a read buffer in DMA mode.


This data are only available on the AES\_ODATARx.

#### 53.4.5.1 Manual and Auto Modes

##### If AES\_MR.LOD = 0

The DATRDY flag is cleared when at least one of the AES\_ODATARx is read (see [Figure 53-1](#)).

**Figure 53-1. Manual and Auto Modes with AES\_MR.LOD = 0**




If the user does not want to read the AES\_ODATARx between each encryption/decryption, the DATRDY flag will not be cleared. If the DATRDY flag is not cleared, the user cannot know the end of the following encryptions/decryptions.

### If AES\_MR.LOD = 1

This mode is optimized to process AES CPC-MAC operating mode.

The DATRDY flag is cleared when at least one AES\_IDATAR is written (see Figure 53-2). No more AES\_ODATAR reads are necessary between consecutive encryptions/decryptions.

**Figure 53-2. Manual and Auto Modes with AES\_MR.LOD = 1**




### 53.4.5.2 DMA Mode

#### If AES\_MR.LOD = 0

This mode may be used for all AES operating modes except CBC-MAC where AES\_MR.LOD = 1 mode is recommended.

The end of the encryption/decryption is indicated by the end of DMA transfer associated to AES\_ODATARx (see Figure 53-3). Two DMA channels are required: one for writing message blocks to AES\_IDATARx and one to obtain the result from AES\_ODATARx.

**Figure 53-3. DMA Transfer with AES\_MR.LOD = 0**



#### If AES\_MR.LOD = 1

This mode is optimized to process AES CBC-MAC operating mode.

The user must first wait for the DMA buffer transfer complete flag, then for the flag DATRDY to rise to ensure that the encryption/decryption is completed (see Figure 53-4).

In this case, no receive buffers are required.

The output data are only available on the AES\_ODATARx.

**Figure 53-4. DMA Transfer with AES\_MR.LOD = 1**




Table 53-4 summarizes the different cases.

**Table 53-4. Last Output Data Mode Behavior versus Start Modes**

Sequence	Manual and Auto Modes		DMA Transfer	
	AES_MR.LOD = 0	AES_MR.LOD = 1	AES_MR.LOD = 0	AES_MR.LOD = 1
DATRDY Flag Clearing Condition <sup>(1)</sup>	At least one AES_ODATAR must be read	At least one AES_IDATAR must be written	Not used	Managed by the DMA
End of Encryption/Decryption Notification	DATRDY	DATRDY	2 DMA Buffer transfer complete flags (channel m and channel n)	DMA buffer transfer complete flag, then AES DATRDY flag
Encrypted/Decrypted Data Result Location	In the AES_ODATARx	In the AES_ODATARx	At the address specified in the Channel Buffer Transfer Descriptor	In the AES_ODATARx

Note: 1. Depending on the mode, there are other ways of clearing the DATRDY flag. See [Section 53.5.6 "AES Interrupt Status Register"](#).

**Warning:** In DMA mode, reading the AES\_ODATARx before the last data transfer may lead to unpredictable results.

## 53.4.6 Galois/Counter Mode (GCM)

### 53.4.6.1 Description

GCM comprises the AES engine in CTR mode along with a universal hash function (GHASH engine) that is defined over a binary Galois field to produce a message authentication tag (the AES CTR engine and the GHASH engine are depicted in [Figure 53-5](#)).


The GHASH engine processes data packets after the AES operation. GCM provides assurance of the confidentiality of data through the AES Counter mode of operation for encryption. Authenticity of the confidential data is assured through the GHASH engine. GCM can also provide assurance of data that is not encrypted. Refer to the [NIST Special Publication 800-38D](#) for more complete information.

GCM can be used with or without the DMA master. Messages may be processed as a single complete packet of data or they may be broken into multiple packets of data over time.

GCM processing is computed on 128-bit input data fields. There is no support for unaligned data. The AES key length can be whatever length is supported by the AES module.

The recommended programming procedure when using DMA is described in [Section 53.4.6.3](#).

**Figure 53-5. GCM Block Diagram**



Notes: 1. Optional

### 53.4.6.2 Key Writing and Automatic Hash Subkey Calculation

Whenever a new key (AES\_KEYWRx) is written to the hardware, two automatic actions are processed:

- GCM Hash Subkey  $H$  generation—The GCM hash subkey ( $H$ ) is automatically generated. The GCM hash subkey generation must be complete before doing any other action. The DATRDY bit of the AES\_ISR indicates when the subkey generation is complete (with interrupt if configured). The GCM hash subkey calculation is processed with the formula  $H = \text{CIPHER}(\text{Key}, <128 \text{ bits to zero}>$ . The generated GCM  $H$  value is then available in the AES\_GCMHRx. If the application software requires a specific hash subkey, the automatically generated  $H$  value can be overwritten in the AES\_GCMHRx. The AES\_GCMHRx can be written after the end of the hash subkey generation (see AES\_ISR.DATRDY) and prior to starting the input data feed.
- AES\_GHASHRx Clear—The AES\_GHASHRx are automatically cleared. If a hash initial value is needed for the GHASH, it must be written to the AES\_GHASHRx
  - after a write to AES\_KEYWRx, if any
  - before starting the input data feed

### 53.4.6.3 GCM Processing

GCM processing comprises three phases:

1. Processing the Additional Authenticated Data (AAD), hash computation only.
2. Processing the Ciphertext (C), hash computation + ciphering/deciphering.
3. Generating the Tag using length of AAD, length of C and  $J_0$  (see NIST documentation for details).


The Tag generation can be done either automatically, after the end of AAD/C processing if TAG\_EN bit is set in the AES\_MR or done manually, using the GHASH field in AES\_GHASHRx (See subsections "Processing a Complete Message with Tag Generation" and "Manual GCM Tag Generation" below for details).

#### Processing a Complete Message with Tag Generation

Use this procedure only if  $J_0$  four LSB bytes  $\neq 0xFFFFFFFF$ .

NOTE: In the case where  $J_0$  four LSB bytes =  $0xFFFFFFFF$  or if the value is unknown, use the procedure described in "Processing a Complete Message without Tag Generation" followed by the procedure in "Manual GCM Tag Generation".

Figure 53-6. Full Message Alignment



To process a complete message with Tag generation, the sequence is as follows:

1. In AES\_MR set OPMOD to GCM and GTAGEN to '1' (configuration as usual for the rest).
2. Set KEYW in AES\_KEYWRx and wait until DATRDY bit of AES\_ISR is set (GCM hash subkey generation complete); use interrupt if needed. See Section 53.4.6.2 "Key Writing and Automatic Hash Subkey Calculation" for details.
3. Calculate the  $J_0$  value as described in NIST documentation  $J_0 = IV || 0^{31} || 1$  when  $\text{len}(IV) = 96$  and  $J_0 = \text{GHASH}_H(IV || 0^{s+64} || [\text{len}(IV)]_{64})$  if  $\text{len}(IV) \neq 96$ . See "Processing a Message with only AAD (GHASHH)" for  $J_0$  generation.
4. Set IV in AES\_IVRx with  $\text{inc32}(J_0)$  ( $J_0 + 1$  on 32 bits).
5. Set AADLEN field in AES\_AADLENR and CLEN field in AES\_CLENR.

6. Fill the IDATA field of AES\_IDATARx with the message to process according to the SMOD configuration used. If Manual Mode or Auto Mode is used, the DATRDY bit indicates when the data have been processed (however, no output data are generated when processing AAD).
7. Wait for TAGRDY to be set (use interrupt if needed), then read the TAG field of AES\_TAGRx to obtain the authentication tag of the message.

### Processing a Complete Message without Tag Generation

Processing a message without generating the Tag can be used to customize the Tag generation, or to process a fragmented message. To manually generate the GCM Tag, refer to [“Manual GCM Tag Generation”](#).

To process a complete message without Tag generation, the sequence is as follows:

1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
2. Set KEYW in AES\_KEYWRx and wait until DATRDY bit of AES\_ISR is set (GCM hash subkey generation complete); use interrupt if needed. After the GCM hash subkey generation is complete the GCM hash subkey can be read or overwritten with specific value in the AES\_GCMHRx (see [Section 53.4.6.2 “Key Writing and Automatic Hash Subkey Calculation”](#) for details).
3. Calculate the  $J_0$  value as described in NIST documentation  $J_0 = IV \parallel 0^{31} \parallel 1$  when  $\text{len}(IV) = 96$  and  $J_0 = \text{GHASH}_H(IV \parallel 0^{s+64} \parallel [\text{len}(IV)]_{64})$  if  $\text{len}(IV) \neq 96$ . See [“Processing a Message with only AAD \(GHASHH\)”](#) for  $J_0$  generation example when  $\text{len}(IV) \neq 96$ .
4. Set IV in AES\_IVRx with  $\text{inc32}(J_0)$  ( $J_0 + 1$  on 32 bits).
5. Set AADLEN field in AES\_AADLENR and CLEN field in AES\_CLENR.
6. Fill the IDATA field of AES\_IDATARx with the message to process according to the SMOD configuration used. If Manual Mode or Auto Mode is used, the DATRDY bit indicates when the data have been processed (however, no output data are generated when processing AAD).
7. Make sure the last output data have been read if  $\text{CLEN} \neq 0$  (or wait for DATRDY), then read the GHASH field of AES\_GHASHRx to obtain the hash value after the last processed data.

### Processing a Fragmented Message without Tag Generation

If needed, a message can be processed by fragments, in such case automatic GCM Tag generation is not supported.

To process a message by fragments, the sequence is as follows:

- First fragment:
  1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
  2. Set KEYW in AES\_KEYWRx and wait for DATRDY bit of AES\_ISR to be set (GCM hash subkey generation complete); use interrupt if needed. After the GCM hash subkey generation is complete the GCM hash subkey can be read or overwritten with specific value in the AES\_GCMHRx (see [Section 53.4.6.2 “Key Writing and Automatic Hash Subkey Calculation”](#) for details).
  3. Calculate the  $J_0$  value as described in NIST documentation  $J_0 = IV \parallel 0^{31} \parallel 1$  when  $\text{len}(IV) = 96$  and  $J_0 = \text{GHASH}_H(IV \parallel 0^{s+64} \parallel [\text{len}(IV)]_{64})$  if  $\text{len}(IV) \neq 96$ . See [“Processing a Message with only AAD \(GHASHH\)”](#) for  $J_0$  generation example when  $\text{len}(IV) \neq 96$ .
  4. Set IV in AES\_IVRx with  $\text{inc32}(J_0)$  ( $J_0 + 1$  on 32 bits).
  5. Set AADLEN field in AES\_AADLENR and CLEN field in AES\_CLENR according to the length of the first fragment, or set the fields with the full message length, both configurations work.
  6. Fill the IDATA field of AES\_IDATARx with the first fragment of the message to process (aligned on 16-byte boundary) according to the SMOD configuration used. If Manual Mode or Auto Mode is used the DATRDY bit indicates when the data have been processed (however, no output data are generated when processing AAD).
  7. Make sure the last output data have been read if the fragment ends in C phase (or wait for DATRDY if the fragment ends in AAD phase), then read the GHASH field of AES\_GHASHRx to obtain the value of the hash



after the last processed data and finally read the CTR field of the AES\_CTR to obtain the value of the CTR encryption counter (not needed when the fragment ends in AAD phase).

- Next fragment (or last fragment):
  1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
  2. Set KEYW in AES\_KEYWRx and wait until DATRDY bit of AES\_ISR is set (GCM hash subkey generation complete); use interrupt if needed. After the GCM hash subkey generation is complete the GCM hash subkey can be read or overwritten with specific value in the AES\_GCMHRx (see [Section 53.4.6.2 "Key Writing and Automatic Hash Subkey Calculation"](#) for details).
  3. Set IV in AES\_IVRx with:
    - If the first block of the fragment is a block of Additional Authenticated data, set IV in AES\_IVRx with the J0 initial value
    - If the first block of the fragment is a block of Plaintext data, set IV in AES\_IVRx with a value constructed as follows: 'LSB96(J0) || CTR' value, (96 bit LSB of J0 concatenated with saved CTR value from previous fragment).
  4. Set AADLEN field in AES\_AADLENR and CLEN field in AES\_CLENR according to the length of the current fragment, or set the fields with the remaining message length, both configurations work.
  5. Fill the GHASH field of AES\_GHASHRx with the value stored after the previous fragment.
  6. Fill the IDATA field of AES\_IDATARx with the current fragment of the message to process (aligned on 16 byte boundary) according to the SMOD configuration used. If Manual Mode or Auto Mode is used, the DATRDY bit indicates when the data have been processed (however, no output data are generated when processing AAD).
  7. Make sure the last output data have been read if the fragment ends in C phase (or wait for DATRDY if the fragment ends in AAD phase), then read the GHASH field of AES\_GHASHRx to obtain the value of the hash after the last processed data and finally read the CTR field of the AES\_CTR to obtain the value of the CTR encryption counter (not needed when the fragment ends in AAD phase).

Note: Step 1 and 2 are required only if the value of the concerned registers has been modified.

Once the last fragment has been processed, the GHASH value will allow manual generation of the GCM tag (see ["Manual GCM Tag Generation"](#) for details).

### Manual GCM Tag Generation

This section describes the last steps of the GCM Tag generation.

The Manual GCM Tag Generation is used to complete the GCM Tag Generation when the message has been processed without Tag Generation.

Note: The Message Processing without Tag Generation must be finished before processing the Manual GCM Tag Generation.

To generate a GCM Tag manually, the sequence is as follows:

Processing  $S = \text{GHASH}_H(\text{AAD} \parallel 0_v \parallel C \parallel 0_u \parallel [\text{len}(\text{AAD})]_{64} \parallel [\text{len}(\text{C})]_{64})$ :

1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
2. Set KEYW in AES\_KEYWRx and wait for DATRDY bit of AES\_ISR to be set (GCM hash subkey generation complete); use interrupt if needed. After the GCM hash subkey generation is complete the GCM hash subkey can be read or overwritten with specific value in the AES\_GCMHRx (see [Section 53.4.6.2 "Key Writing and Automatic Hash Subkey Calculation"](#) for details).
3. Set AADLEN field to 0x10 (16 bytes) in AES\_AADLENR and CLEN field to '0' in AES\_CLENR. This will allow running a single GHASH<sub>H</sub> on a 16-byte input data (see [Figure 53-7](#)).
4. Fill the GHASH field of AES\_GHASHRx with the state of the GHASH field stored at the end of the message processing.
5. Fill the IDATA field of AES\_IDATARx according to the SMOD configuration used with ' $\text{len}(\text{AAD})_{64} \parallel \text{len}(\text{C})_{64}$ ' value as described in the NIST documentation and wait for DATRDY to be set; use interrupt if needed.

6. Read the GHASH field of AES\_GHASHRx to obtain the current value of the hash.


Processing  $T = \text{GCTR}_k(J_0, S)$ :

7. In AES\_MR set OPMOD to CTR (configuration as usual for the rest).
8. Set the IV field in AES\_IVRx with ' $J_0$ ' value.
9. Fill the IDATA field of AES\_IDATARx with the GHASH value read at step 6 and wait for DATRDY to be set (use interrupt if needed).
10. Read the ODATA field of AES\_ODATARx to obtain the GCM Tag value.

Note: Step 4 is optional if the GHASH field is to be filled with value '0' (0 length packet for instance).

### Processing a Message with only AAD (GHASH<sub>H</sub>)

**Figure 53-7. Single GHASH<sub>H</sub> Block Diagram (AADLEN ≤ 0x10 and CLEN = 0)**



It is possible to process a message with only AAD setting the CLEN field to '0' in the AES\_CLENR, this can be used for  $J_0$  generation when  $\text{len}(IV) \neq 96$  for instance.

Example: Processing  $J_0$  when  $\text{len}(IV) \neq 96$

To process  $J_0 = \text{GHASH}_H(IV \parallel 0^{s+64} \parallel [\text{len}(IV)]_{64})$ , the sequence is as follows:

1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
2. Set KEYW in AES\_KEYWRx and wait until DATRDY bit of AES\_ISR is set (GCM hash subkey generation complete); use interrupt if needed. After the GCM hash subkey generation is complete the GCM hash subkey can be read or overwritten with specific value in the AES\_GCMHRx (see [Section 53.4.6.2 "Key Writing and Automatic Hash Subkey Calculation"](#) for details).
3. Set AADLEN field with ' $\text{len}(IV \parallel 0^{s+64} \parallel [\text{len}(IV)]_{64})$ ' in AES\_AADLENR and CLEN field to '0' in AES\_CLENR. This will allow running a GHASH<sub>H</sub> only.
4. Fill the IDATA field of AES\_IDATARx with the message to process ( $IV \parallel 0^{s+64} \parallel [\text{len}(IV)]_{64}$ ) according to the SMOD configuration used. If Manual Mode or Auto Mode is used, the DATRDY bit indicates when a GHASH<sub>H</sub> step is over (use interrupt if needed).
5. Read the GHASH field of AES\_GHASHRx to obtain the  $J_0$  value.

Note: The GHASH value can be overwritten at any time by writing the GHASH field value of AES\_GHASHRx, used to perform a GHASH<sub>H</sub> with an initial value for GHASH (write GHASH field between step 3 and step 4 in this case).

### Processing a Single GF<sub>128</sub> Multiplication

The AES can also be used to process a single multiplication in the Galois field on 128 bits (GF<sub>128</sub>) using a single GHASH<sub>H</sub> with custom  $H$  value (see [Figure 53-7](#)).

To run a GF<sub>128</sub> multiplication ( $A \times B$ ), the sequence is as follows:

1. In AES\_MR set OPMOD to GCM and GTAGEN to '0' (configuration as usual for the rest).
2. Set AADLEN field with 0x10 (16 bytes) in AES\_AADLENR and CLEN field to '0' in AES\_CLENR. This will allow running a single GHASH<sub>H</sub>.

3. Fill the H field of the AES\_GCMHRx with B value.
4. Fill the IDATA field of AES\_IDATARx with the A value according to the SMOD configuration used. If Manual Mode or Auto Mode is used, the DATRDY bit indicates when a GHASH<sub>H</sub> computation is over (use interrupt if needed).
5. Read the GHASH field of AES\_GHASHRx to obtain the result.

Note: The GHASH field of AES\_GHASHRx can be initialized with a value C between step 3 and step 4 to run a  $((A \text{ XOR } C) \times B)$  GF<sub>128</sub> multiplication.

## 53.4.7 Security Features

### 53.4.7.1 Countermeasures

The AES features hardware countermeasures that can be used to make the unexpected data recovery more difficult.

These countermeasures can be enabled and disabled through the write-only CMTYPx bits in the AES\_MR (by default, all countermeasures are enabled). To modify the values of the CMTYPx bits, the Countermeasure Key (AES\_MR.CKEY) field must be configured to the correct value as defined in [Section 53.5.2 “AES Mode Register”](#).

Note: Enabling countermeasures has an impact on the AES encryption/decryption throughput.

The best throughput is achieved with all countermeasures disabled except countermeasure type 6 (bit CMTYP6), which can remain enabled. However, the best protection is achieved with all countermeasures enabled.

The LOADSEED bit in the AES\_CR restarts the countermeasures generator to an internal pre-defined value.

### 53.4.7.2 Unspecified Register Access Detection

When an unspecified register access occurs, the URAD flag in the AES\_ISR is raised. Its source is then reported in the Unspecified Register Access Type (URAT) field. Only the last unspecified register access is available through the URAT field.

Several kinds of unspecified register accesses can occur:

- Input Data Register written during the data processing when SMOD = IDATAR0\_START
- Output Data Register read during data processing
- Mode Register written during data processing
- Output Data Register read during sub-keys generation
- Mode Register written during sub-keys generation
- Write-only register read access

The URAD bit and the URAT field can only be reset by the SWRST bit in the AES\_CR.

## 53.5 Advanced Encryption Standard (AES) User Interface

**Table 53-5. Register Mapping**

Offset	Register	Name	Access	Reset
0x00	Control Register	AES_CR	Write-only	–
0x04	Mode Register	AES_MR	Read/Write	0x0
0x08–0x0C	Reserved	–	–	–
0x10	Interrupt Enable Register	AES_IER	Write-only	–
0x14	Interrupt Disable Register	AES_IDR	Write-only	–
0x18	Interrupt Mask Register	AES_IMR	Read-only	0x0
0x1C	Interrupt Status Register	AES_ISR	Read-only	0x0
0x20	Key Word Register 0	AES_KEYWR0	Write-only	–
0x24	Key Word Register 1	AES_KEYWR1	Write-only	–
0x28	Key Word Register 2	AES_KEYWR2	Write-only	–
0x2C	Key Word Register 3	AES_KEYWR3	Write-only	–
0x30	Key Word Register 4	AES_KEYWR4	Write-only	–
0x34	Key Word Register 5	AES_KEYWR5	Write-only	–
0x38	Key Word Register 6	AES_KEYWR6	Write-only	–
0x3C	Key Word Register 7	AES_KEYWR7	Write-only	–
0x40	Input Data Register 0	AES_IDATAR0	Write-only	–
0x44	Input Data Register 1	AES_IDATAR1	Write-only	–
0x48	Input Data Register 2	AES_IDATAR2	Write-only	–
0x4C	Input Data Register 3	AES_IDATAR3	Write-only	–
0x50	Output Data Register 0	AES_ODATAR0	Read-only	0x0
0x54	Output Data Register 1	AES_ODATAR1	Read-only	0x0
0x58	Output Data Register 2	AES_ODATAR2	Read-only	0x0
0x5C	Output Data Register 3	AES_ODATAR3	Read-only	0x0
0x60	Initialization Vector Register 0	AES_IVR0	Write-only	–
0x64	Initialization Vector Register 1	AES_IVR1	Write-only	–
0x68	Initialization Vector Register 2	AES_IVR2	Write-only	–
0x6C	Initialization Vector Register 3	AES_IVR3	Write-only	–
0x70	Additional Authenticated Data Length Register	AES_AADLENR	Read/Write	–
0x74	Plaintext/Ciphertext Length Register	AES_CLENR	Read/Write	–
0x78	GCM Intermediate Hash Word Register 0	AES_GHASHR0	Read/Write	–
0x7C	GCM Intermediate Hash Word Register 1	AES_GHASHR1	Read/Write	–
0x80	GCM Intermediate Hash Word Register 2	AES_GHASHR2	Read/Write	–
0x84	GCM Intermediate Hash Word Register 3	AES_GHASHR3	Read/Write	–
0x88	GCM Authentication Tag Word Register 0	AES_TAGR0	Read-only	–
0x8C	GCM Authentication Tag Word Register 1	AES_TAGR1	Read-only	–

**Table 53-5. Register Mapping (Continued)**

Offset	Register	Name	Access	Reset
0x90	GCM Authentication Tag Word Register 2	AES_TAGR2	Read-only	–
0x94	GCM Authentication Tag Word Register 3	AES_TAGR3	Read-only	–
0x98	GCM Encryption Counter Value Register	AES_CTRR	Read-only	–
0x9C	GCM H Word Register 0	AES_GCMHR0	Read/Write	–
0xA0	GCM H Word Register 1	AES_GCMHR1	Read/Write	–
0xA4	GCM H Word Register 2	AES_GCMHR2	Read/Write	–
0xA8	GCM H Word Register 3	AES_GCMHR3	Read/Write	–
0xAC	Reserved	–	–	–
0xB0–0xFC	Reserved	–	–	–

### 53.5.1 AES Control Register

**Name:** AES\_CR

**Address:** 0x4006C000

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	LOADSEED
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	SWRST
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	START

- **START: Start Processing**

0: No effect.

1: Starts manual encryption/decryption process.

- **SWRST: Software Reset**

0: No effect.

1: Resets the AES. A software-triggered hardware reset of the AES interface is performed.

- **LOADSEED: Random Number Generator Seed Loading**

0: No effect.

1: Restarts the countermeasures generator to an internal pre-defined value.

## 53.5.2 AES Mode Register

**Name:** AES\_MR

**Address:** 0x4006C004

**Access:** Read/Write

31	30	29	28	27	26	25	24
–	–	CMTYP6	CMTYP5	CMTYP4	CMTYP3	CMTYP2	CMTYP1
23	22	21	20	19	18	17	16
CKEY				–	CFBS		
15	14	13	12	11	10	9	8
LOD	OPMOD			KEYSIZE		SMOD	
7	6	5	4	3	2	1	0
PROCDLY				DUALBUFF	–	GTAGEN	CIPHER

- **CIPHER: Processing Mode**

0: Decrypts data.

1: Encrypts data.

- **GTAGEN: GCM Automatic Tag Generation Enable**

0: Automatic GCM Tag generation disabled.

1: Automatic GCM Tag generation enabled.

- **DUALBUFF: Dual Input Buffer**

Value	Name	Description
0	INACTIVE	AES_IDATARx cannot be written during processing of previous block.
1	ACTIVE	AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files.

- **PROCDLY: Processing Delay**

Processing Time =  $N \times (\text{PROCDLY} + 1)$

where

N = 10 when KEYSIZE = 0

N = 12 when KEYSIZE = 1

N = 14 when KEYSIZE = 2

The processing time represents the number of clock cycles that the AES needs in order to perform one encryption/decryption with no countermeasures activated.

Note: The best performance is achieved with PROCDLY equal to 0.

- **SMOD: Start Mode**

Value	Name	Description
0	MANUAL_START	Manual Mode
1	AUTO_START	Auto Mode
2	IDATAR0_START	AES_IDATAR0 access only Auto Mode (DMA)

Values which are not listed in the table must be considered as “reserved”.

If a DMA transfer is used, configure SMOD to 0x2. Refer to [Section 53.4.4.3 “DMA Mode”](#) for more details.

- **KEYSIZE: Key Size**

Value	Name	Description
0	AES128	AES Key Size is 128 bits
1	AES192	AES Key Size is 192 bits
2	AES256	AES Key Size is 256 bits

Values which are not listed in the table must be considered as “reserved”.

- **OPMOD: Operation Mode**

Value	Name	Description
0	ECB	ECB: Electronic Code Book mode
1	CBC	CBC: Cipher Block Chaining mode
2	OFB	OFB: Output Feedback mode
3	CFB	CFB: Cipher Feedback mode
4	CTR	CTR: Counter mode (16-bit internal counter)
5	GCM	GCM: Galois/Counter mode

Values which are not listed in the table must be considered as “reserved”.

For CBC-MAC operating mode, set OPMOD to CBC and LOD to 1.

- **LOD: Last Output Data Mode**

0: No effect.

After each end of encryption/decryption, the output data are available either on the output data registers (Manual and Auto modes) or at the address specified in the Channel Buffer Transfer Descriptor for DMA mode.

In Manual and Auto modes, the DATRDY flag is cleared when at least one of the Output Data registers is read.

1: The DATRDY flag is cleared when at least one of the Input Data Registers is written.

No more Output Data Register reads is necessary between consecutive encryptions/decryptions (see [Section 53.4.5 “Last Output Data Mode”](#)).

**Warning:** In DMA mode, reading to the Output Data registers before the last data encryption/decryption process may lead to unpredictable results.



- **CFBS: Cipher Feedback Data Size**

Value	Name	Description
0	SIZE_128BIT	128-bit
1	SIZE_64BIT	64-bit
2	SIZE_32BIT	32-bit
3	SIZE_16BIT	16-bit
4	SIZE_8BIT	8-bit

Values which are not listed in table must be considered as “reserved”.

- **CKEY: Countermeasure Key**

Value	Name	Description
0xE	PASSWD	This field must be written with 0xE to allow CMTYPx bit configuration changes. Any other values will abort the write operation in CMTYPx bits. Always reads as 0.

- **CMTYP1: Countermeasure Type 1**

0 (NOPROT\_EXTKEY): Countermeasure type 1 is disabled.

1 (PROT\_EXTKEY): Countermeasure type 1 is enabled.

- **CMTYP2: Countermeasure Type 2**

0 (NO\_PAUSE): Countermeasure type 2 is disabled.

1 (PAUSE): Countermeasure type 2 is enabled.

- **CMTYP3: Countermeasure Type 3**

0 (NO\_DUMMY): Countermeasure type 3 is disabled.

1 (DUMMY): Countermeasure type 3 is enabled.

- **CMTYP4: Countermeasure Type 4**

0 (NO\_RESTART): Countermeasure type 4 is disabled.

1 (RESTART): Countermeasure type 4 is enabled.

- **CMTYP5: Countermeasure Type 5**

0 (NO\_ADDACCESS): Countermeasure type 5 is disabled.

1 (ADDACCESS): Countermeasure type 5 is enabled.

- **CMTYP6: Countermeasure Type 6**

0 (NO\_IDLECURRENT): Countermeasure type 6 is disabled.

1 (IDLECURRENT): Countermeasure type 6 is enabled.

Note: All the countermeasures are enabled by default.

Note: CMTYPx bits are write-only and can only be modified if CKEY field is correctly configured.

### 53.5.3 AES Interrupt Enable Register

**Name:** AES\_IER

**Address:** 0x4006C010

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	TAGRDY
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	URAD
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

- **DATRDY: Data Ready Interrupt Enable**
- **URAD: Unspecified Register Access Detection Interrupt Enable**
- **TAGRDY: GCM Tag Ready Interrupt Enable**

### 53.5.4 AES Interrupt Disable Register

**Name:** AES\_IDR

**Address:** 0x4006C014

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	TAGRDY
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	URAD
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

- **DATRDY: Data Ready Interrupt Disable**
- **URAD: Unspecified Register Access Detection Interrupt Disable**
- **TAGRDY: GCM Tag Ready Interrupt Disable**

### 53.5.5 AES Interrupt Mask Register

**Name:** AES\_IMR

**Address:** 0x4006C018

**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	TAGRDY
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	URAD
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

- **DATRDY: Data Ready Interrupt Mask**
- **URAD: Unspecified Register Access Detection Interrupt Mask**
- **TAGRDY: GCM Tag Ready Interrupt Mask**

### 53.5.6 AES Interrupt Status Register

**Name:** AES\_ISR  
**Address:** 0x4006C01C  
**Access:** Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	TAGRDY
15	14	13	12	11	10	9	8
URAT						–	URAD
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	DATRDY

- **DATRDY: Data Ready (cleared by setting bit START or bit SWRST in AES\_CR or by reading AES\_ODATARx)**

0: Output data not valid.

1: Encryption or decryption process is completed.

Note: If AES\_MR.LOD = 1: In Manual and Auto mode, the DATRDY flag can also be cleared by writing at least one AES\_IDATARx.

- **URAD: Unspecified Register Access Detection Status (cleared by writing SWRST in AES\_CR)**

0: No unspecified register access has been detected since the last SWRST.

1: At least one unspecified register access has been detected since the last SWRST.

- **URAT: Unspecified Register Access (cleared by writing SWRST in AES\_CR)**

Value	Name	Description
0	IDR_WR_PROCESSING	Input Data Register written during the data processing when SMOD = 0x2 mode.
1	ODR_RD_PROCESSING	Output Data Register read during the data processing.
2	MR_WR_PROCESSING	Mode Register written during the data processing.
3	ODR_RD_SUBKGEN	Output Data Register read during the sub-keys generation.
4	MR_WR_SUBKGEN	Mode Register written during the sub-keys generation.
5	WOR_RD_ACCESS	Write-only register read access.

Only the last Unspecified Register Access Type is available through the URAT field.

- **TAGRDY: GCM Tag Ready**

0: GCM Tag is not valid.


1: GCM Tag generation is complete (cleared by reading GCM Tag, starting another processing or when writing a new key).

### 53.5.7 AES Key Word Register x

**Name:** AES\_KEYWRx [x=0..7]

**Address:** 0x4006C020

**Access:** Write-only



- **KEYW: Key Word**

The four/six/eight 32-bit Key Word Registers set the 128-bit/192-bit/256-bit cryptographic key used for AES encryption/decryption.

AES\_KEYWR0 corresponds to the first word of the key and respectively AES\_KEYWR3/AES\_KEYWR5/AES\_KEYWR7 to the last one.

Whenever a new key (AES\_KEYWRx) is written to the hardware, two automatic actions are processed:

- GCM hash subkey generation
- AES\_GHASHRx Clear

See [Section 53.4.6.2](#) for details.


These registers are write-only to prevent the key from being read by another application.

### 53.5.8 AES Input Data Register x

**Name:** AES\_IDATARx [x=0..3]

**Address:** 0x4006C040

**Access:** Write-only



- **IDATA: Input Data Word**

The four 32-bit Input Data registers set the 128-bit data block used for encryption/decryption.

AES\_IDATAR0 corresponds to the first word of the data to be encrypted/decrypted, and AES\_IDATAR3 to the last one.


These registers are write-only to prevent the input data from being read by another application.

### 53.5.9 AES Output Data Register x

**Name:** AES\_ODATARx [x=0..3]

**Address:** 0x4006C050

**Access:** Read-only



- **ODATA: Output Data**

The four 32-bit Output Data registers contain the 128-bit data block that has been encrypted/decrypted.

AES\_ODATAR0 corresponds to the first word, AES\_ODATAR3 to the last one.




### 53.5.10 AES Initialization Vector Register x

**Name:** AES\_IVRx [x=0..3]

**Address:** 0x4006C060

**Access:** Write-only



- **IV: Initialization Vector**

The four 32-bit Initialization Vector Registers set the 128-bit Initialization Vector data block that is used by some modes of operation as an additional initial input.

AES\_IVR0 corresponds to the first word of the Initialization Vector, AES\_IVR3 to the last one.

These registers are write-only to prevent the Initialization Vector from being read by another application.

For CBC, OFB and CFB modes, the IV input value corresponds to the initialization vector.

For CTR mode, the IV input value corresponds to the initial counter value.

Note: These registers are not used in ECB mode and must not be written.

### 53.5.11 AES Additional Authenticated Data Length Register

**Name:** AES\_AADLENR

**Address:** 0x4006C070

**Access:** Read/Write

31	30	29	28	27	26	25	24
AADLEN							
23	22	21	20	19	18	17	16
AADLEN							
15	14	13	12	11	10	9	8
AADLEN							
7	6	5	4	3	2	1	0
AADLEN							

- **AADLEN: Additional Authenticated Data Length**

Length in bytes of the Additional Authenticated Data (*AAD*) that is to be processed.

Note: The maximum byte length of the *AAD* portion of a message is limited to the 32-bit counter length.

### 53.5.12 AES Plaintext/Ciphertext Length Register

**Name:** AES\_CLENR

**Address:** 0x4006C074

**Access:** Read/Write

31	30	29	28	27	26	25	24
CLEN							
23	22	21	20	19	18	17	16
CLEN							
15	14	13	12	11	10	9	8
CLEN							
7	6	5	4	3	2	1	0
CLEN							

- **CLEN: Plaintext/Ciphertext Length**

Length in bytes of the plaintext/ciphertext (C) data that is to be processed.

Note: The maximum byte length of the C portion of a message is limited to the 32-bit counter length.

### 53.5.13 AES GCM Intermediate Hash Word Register x

**Name:** AES\_GHASHRx [x=0..3]

**Address:** 0x4006C078

**Access:** Read/Write

31	30	29	28	27	26	25	24
GHASH							
23	22	21	20	19	18	17	16
GHASH							
15	14	13	12	11	10	9	8
GHASH							
7	6	5	4	3	2	1	0
GHASH							

- **GHASH: Intermediate GCM Hash Word x**

The four 32-bit Intermediate Hash Word registers expose the intermediate GHASH value. May be read to save the current GHASH value so processing can later be resumed, presumably on a later message fragment. Whenever a new key (AES\_KEYWRx) is written to the hardware two automatic actions are processed:

- GCM hash subkey generation
- AES\_GHASHRx Clear

See [Section 53.4.6.2](#) for details.

If an application software specific hash initial value is needed for the GHASH it must be written to the AES\_GHASHRx:


- after a write to AES\_KEYWRx, if any
- before starting the input data feed

### 53.5.14 AES GCM Authentication Tag Word Register x

**Name:** AES\_TAGRx [x=0..3]

**Address:** 0x4006C088

**Access:** Read-only



- **TAG: GCM Authentication Tag x**


The four 32-bit Tag registers contain the final 128-bit GCM Authentication tag ( $T$ ) when GCM processing is complete. TAG0 corresponds to the first word, TAG3 to the last word.

### 53.5.15 AES GCM Encryption Counter Value Register

**Name:** AES\_CTRR

**Address:** 0x4006C098

**Access:** Read-only



- **CTR: GCM Encryption Counter**

Reports the current value of the 32-bit GCM counter.

### 53.5.16 AES GCM H Word Register x

**Name:** AES\_GCMHRx [x=0..3]

**Address:** 0x4006C09C

**Access:** Read/Write

31	30	29	28	27	26	25	24
H							
23	22	21	20	19	18	17	16
H							
15	14	13	12	11	10	9	8
H							
7	6	5	4	3	2	1	0
H							

- **H: GCM H Word x**

The four 32-bit H Word registers contain the 128-bit GCM hash subkey  $H$  value.

Whenever a new key (AES\_KEYWRx) is written to the hardware two automatic actions are processed:

- GCM hash subkey  $H$  generation
- AES\_GHASHRx Clear

If the application software requires a specific hash subkey, the automatically generated  $H$  value can be overwritten in the AES\_GCMHRx (see [Section 53.4.6.2](#) for details).

The choice of a GCM hash subkey  $H$  by a write in the AES\_GCMHRx permits

- selection of the GCM hash subkey  $H$  for GHASH operations
- selection of one operand to process a single GF128 multiply

## 54. Electrical Characteristics

### 54.1 Absolute Maximum Ratings

**Table 54-1. Absolute Maximum Ratings\***

Storage Temperature. . . . .	-60°C to + 150°C	*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Voltage on Input Pins with Respect to Ground. . . . .	-0.3V to + 4.0V	
Maximum Operating Voltage (VDDPLL, VDDUTMIC, VDDCORE). . . . .	1.4V	
Maximum Operating Voltage (VDDIO, VDDUTMII, VDDUTMIPLL, VDDIN). . . . .	4.0V	
Total DC Output Current on all I/O lines		
144-lead LQFP . . . . .	150 mA	
144-ball LFBGA. . . . .	150 mA	
100-lead LQFP . . . . .	150 mA	
100-ball TFBGA. . . . .	150 mA	
64-lead LQFP . . . . .	150 mA	

### 54.2 DC Characteristics

The following characteristics are applicable to the operating temperature range:  $T_A$  [-40°C : +105°C], unless otherwise specified.

**Table 54-2. DC Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_A$	Operating Temperature	–	-40	–	+105	°C
$T_J$	Junction Temperature	–	-40	–	+125	°C
$V_{DDCORE}$	DC Supply Core	–	1.08	1.2	1.32	V
$V_{DDIO}$	DC Supply I/Os, Backup	(1)	1.62	3.3	3.6	V
$V_{DDIN}$	DC Supply Voltage regulator, ADC, DAC, ACC	(1)	1.62	3.3	3.6	V
$V_{DDPLL}$	PLL A and Main Oscillator Supply	–	1.08	1.2	1.32	V
$V_{DDUTMIC}$	DC Supply UDPHS and UHPHS UTMI+ Core	–	1.08	1.2	1.32	V

**Table 54-2. DC Characteristics (Continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{DDUTMI}$	DC Supply UDPHS and UPHPS UTMI+ Interface	–	3.0	3.3	3.6	V	
$V_{DDUTMIPLL}$	DC Supply UTMI PLL	–	3.0	3.3	3.6	V	
$V_{IL}$	Low-level Input Voltage	GPIO_MLB	–	–	0.70	V	
		GPIO_AD, GPIO_CLK, GPIO, CLOCK	- 0.3	–	MIN[0.8:0.3 x $V_{DDIO}$ ]		
$V_{IH}$	High-level Input Voltage	GPIO_MLB	1.80	–	–	V	
		GPIO_AD, GPIO_CLK, GPIO, CLOCK	MIN[2.0:0.7 x $V_{DDIO}$ ]	–	$V_{DDIO} + 0.3$		
$V_{OH}$	High-level Output Voltage	GPIO_MLB, $I_{OL} = 6.0$ mA	2.00	–	–	V	
		GPIO_AD, $I_{OL} = 4.0$ mA	$V_{DDIO} - 0.4$	–	–		
		GPIO_CLK, $I_{OL} = 6.0$ mA	$V_{DDIO} - 0.4$	–	–		
		GPIO, CLOCK, $I_{OL} = 4.0$ mA	$V_{DDIO} - 0.4$	–	–		
$V_{OL}$	Low-level Output Voltage	GPIO_MLB, $I_{OH} = -6.0$ mA	–	–	0.4	V	
		GPIO_AD, $I_{OH} = -4.0$ mA	–	–	0.4		
		GPIO_CLK, $I_{OH} = -6.0$ mA	–	–	0.4		
		GPIO, CLOCK, $I_{OH} = -4.0$ mA	–	–	0.4		
$V_{HYST}$	Hysteresis Voltage	GPIO with Hysteresis mode enabled	150	–	–	mV	
$I_O$	$I_{OH}$ (or $I_{SOURCE}$ )	VDDIO [1.62V : 3.60V] $V_{OH} = V_{DDIO} - 0.4$	GPIO_MLB, GPIO_CLK	–	–	6.0	mA
			GPIO_AD, GPIO	–	–	4.0	
$I_O$	$I_{OL}$ (or $I_{SINK}$ )	VDDIO [1.62V : 3.60V] $V_{OL} = 0.4$ V	GPIO_MLB, GPIO_CLK	–	–	-6.0	mA
			GPIO_AD, GPIO, CLOCK	–	–	-4.0	
$I_{IL}$	Input Low	Pull_up OFF	-1	–	1	uA	
		Pull_up ON	10	–	50		
$I_{IH}$	Input High	Pull-down OFF	-1	–	1	uA	
		Pull-down ON	10	–	50		
$R_{PULLUP}$	Pull-up Resistor	GPIO_MLB, GPIO_AD, GPIO_CLK	50	100	150	k $\Omega$	
		GPIO, CLOCK	70	100	140		
$R_{PULLDOWN}$	Pull-down Resistor	GPIO_MLB, GPIO_AD, GPIO_CLK	50	100	150	k $\Omega$	
		GPIO, CLOCK	70	100	140		
$R_{SERIAL}$	Serial Resistor	PA0–PA31, PB0–PB9, PB12–PB14, PC0–PC31, PD0–PD31, PE0–PE5	–	36	–	$\Omega$	



**Table 54-2. DC Characteristics (Continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
I <sub>CC</sub>	Flash Active Current	Random 128-bit read at maximum frequency at 25°C on VDDCORE = 1.2V on VDDIO = 3.3V	–	16	20	mA	
		Program at 25°C on VDDCORE = 1.2V on VDDIO = 3.3V	–	2	6		
		Erase at 25°C on VDDCORE = 1.2V on VDDIO = 3.3V	–	2	3		
I <sub>SC</sub>	Static Current	On VDDIN = 3.3V, In Wait mode or in Sleep mode	T <sub>A</sub> = 25°C	–	TBD	–	μA
			T <sub>A</sub> = 85°C	–	–	TBD	
			T <sub>A</sub> = 105°C	–	–	TBD	
		On VDDIO = 3.3V, In Backup mode	T <sub>A</sub> = 25°C	–	TBD	–	
			T <sub>A</sub> = 85°C	–	–	TBD	
			T <sub>A</sub> = 105°C	–	–	TBD	

Note: 1. VDDIO voltage must be equal to VDDIN voltage.

**Table 54-3. 1.2V Voltage Regulator Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDIN</sub>	DC Input Voltage	(3)	1.6	3.3	3.6	V
V <sub>DDOUT</sub>	DC Output Voltage	Normal Mode	–	1.23	–	V
		Standby Mode	–	0	–	
V <sub>ACC</sub>	Output Voltage Accuracy	I <sub>LOAD</sub> = 0.8 mA to 80 mA (after trimming)	-4	–	4	%
I <sub>LOAD</sub>	Maximum DC Output Current	V <sub>DDIN</sub> ≤ 2.0V	–	–	40	mA
I <sub>LOAD-START</sub>	Maximum Peak Current during startup	V <sub>DDIN</sub> > 2.0V	–	–	150	mV
V <sub>LINE</sub>	Line Regulation	V <sub>DDIN</sub> from 2.7V to 3.6V; I <sub>LOAD</sub> max	–	10	30	mV
V <sub>LINE-TR</sub>	Transient Line Regulation	V <sub>DDIN</sub> from 2.7V to 3.6V; t <sub>R</sub> = t <sub>F</sub> = 5 μs; I <sub>LOAD</sub> max	–	65	160	mV
V <sub>LOAD</sub>	Load Regulation	V <sub>DDIN</sub> > 1.8V; I <sub>LOAD</sub> = 10% to 90% max	–	20	40	mV
V <sub>LOAD-TR</sub>	Transient Load Regulation	V <sub>DDIN</sub> > 1.8V; I <sub>LOAD</sub> = 10% to 90% max t <sub>R</sub> = t <sub>F</sub> = 5 μs	–	50	160	mV
I <sub>Q</sub>	Quiescent Current	Normal Mode	–	370	400	mA
		Normal Mode, I <sub>LOAD</sub> = 0 mA	–	7.5	–	μA
		Normal Mode, I <sub>LOAD</sub> = max	–	500	–	μA
		Standby Mode	–	0.02	1	μA
CD <sub>IN</sub>	Input Decoupling Capacitor	(1)	–	4.7	–	μF
CD <sub>OUT</sub>	Output Decoupling Capacitor	(2)	–	1	–	μF
		ESR	–	–	2	Ω
t <sub>on</sub>	Turn-on Time	CD <sub>OUT</sub> = 1 μF, V <sub>DDOUT</sub> reaches 1.2V (±3%)	–	1.0	2.5	ms


- Notes:
1. A 4.7 μF or higher ceramic capacitor must be connected between VDDIN and the closest GND pin of the device. This large decoupling capacitor is mandatory to reduce startup current, improving transient response and noise rejection.
  2. To ensure stability, an external 1 μF output capacitor, CD<sub>OUT</sub>, must be connected between VDDOUT and the closest GND pin of the device.  
Solid tantalum and multilayer ceramic capacitors are suitable as output capacitors.  
A 100 nF bypass capacitor between VDDOUT and the closest GND pin of the device helps decrease output noise and improves the load transient response.
  3. VDDIO voltage needs to be equal to VDDIN.

**Table 54-4. Core Power Supply Brownout Detector Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{T-}$	Supply Falling Threshold <sup>(1)</sup>	–	TBD	1.0	TBD	V
$V_{HYST}$	Hysteresis Voltage	–	TBD	25	TBD	mV
$V_{T+}$	Supply Rising Threshold	–	TBD	1.03	TBD	V
$I_{DDON}$	Current Consumption on VDDCORE	Brownout detector enabled <sup>(1)</sup>	–	–	TBD	$\mu$ A
$I_{DDOFF}$		Brownout detector disabled <sup>(1)</sup>	–	–	TBD	
$I_{DD33ON}$	Current Consumption on VDDIO	Brownout detector enabled <sup>(1)</sup>	–	–	TBD	nA
$I_{DD33OFF}$		Brownout detector disabled <sup>(1)</sup>	–	–	TBD	
$t_{d-}$	$V_{T-}$ Detection Propagation Time	$VDDCORE = V_{T+}$ to $(V_{T-} - 100 \text{ mV})$	–	200	TBD	ns
$t_{START}$	Startup Time	From disabled state to enabled state	–	–	TBD	$\mu$ s

Note: 1. The brownout detector is configured using the bit BODDIS in the Supply Controller Mode Register (SUPC\_MR).


**Figure 54-1. Core Brownout Output Waveform**



**Table 54-5. VDDCORE Power-On Reset Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{T+}$	Threshold voltage rising	At startup	0.79	1.0	1.08	V
$V_{T-}$	Threshold voltage falling	–	0.71	0.9	1.02	V
$V_{HYST}$	Hysteresis Voltage	–	10	60	110	mV
$t_{RES}$	Reset Timeout Period	–	120	230	600	$\mu$ s

**Figure 54-2. VDDCORE Power-On Reset Characteristics**




**Table 54-6. VDDIO Supply Monitor**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_T$	Supply Monitor Threshold	16 selectable steps	1.6	–	3.4	V
$T_{ACC}$	Threshold Accuracy	[-40°C : +105°C]	-2	–	+2	%
$V_{HYST}$	Hysteresis Voltage	–	0	38	45	mV
$I_{DDON}$	Current Consumption	Enabled	–	12	16	$\mu A$
$I_{DDOFF}$		Disabled	–	–	0.5	
$t_{START}$	Startup Time	From disabled state to enabled state	–	–	300	$\mu s$

**Table 54-7. Threshold Selection**


Digital Code	Threshold min (V)	Threshold typ (V)	Threshold max (V)
0000	1.58	1.60	1.62
0001	1.70	1.72	1.74
0010	1.82	1.84	1.86
0011	1.94	1.96	1.98
0100	2.05	2.08	2.11
0101	2.17	2.20	2.23
0110	2.29	2.32	2.35
0111	2.41	2.44	2.47
1000	2.53	2.56	2.59
1001	2.65	2.68	2.71
1010	2.77	2.80	2.83
1011	2.90	2.92	2.95
1100	3.00	3.04	3.07
1101	3.12	3.16	3.20
1110	3.24	3.28	3.32
1111	3.36	3.40	3.44

**Figure 54-3. VDDIO Supply Monitor**


**Table 54-8. VDDIO Power-On Reset Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{T+}$	Threshold voltage rising	At startup	1.49	1.54	1.59	V
$V_{T-}$	Threshold voltage falling	–	1.39	1.46	1.53	V
$V_{HYST}$	Hysteresis	–	50	80	130	mV
$t_{RES}$	Reset Time-out Period	–	120	320	800	$\mu$ s

**Figure 54-4. VDDIO Power-On Reset Characteristics**



## 54.3 Power Consumption

- Power consumption of the device depending on the different Low-Power modes (Backup, Wait, Sleep) and Active mode
- Power consumption on power supply in different modes: Backup, Wait, Sleep and Active
- Power consumption by peripheral:
  - Calculated as the difference in current measurement after enabling then disabling the corresponding clock.
  - Measured when the peripheral is active and doing transfers
- Static and dynamic power consumption of the I/Os

### 54.3.1 Backup Mode Current Consumption and Wake-Up Time

The Backup mode configurations and measurements are defined as follows:


#### 54.3.1.1 Configuration A: Embedded Slow Clock RC Oscillator Enabled

- Supply Monitor on VDDIO is disabled
- RTC is running
- RTT is enabled on 1 Hz mode
- BOD is disabled
- One WKUPx enabled
- Current measurement on AMP1 (see [Figure 54-5](#)) with and without the 1 Kbyte backup SRAM

#### 54.3.1.2 Configuration B: 32.768 kHz Crystal Oscillator Enabled

- Supply Monitor on VDDIO is disabled
- RTC is running
- RTT enabled on 1 Hz mode
- BOD disabled
- One WKUPx enabled
- Current measurement on AMP1 (see [Figure 54-5](#)) with and without the 1 Kbyte backup SRAM

**Figure 54-5. Measurement Setup**



**Table 54-9. Typical Power Consumption for Backup Mode Configuration A and B with 1 Kbyte Backup SRAM ON**

Total Consumption	Typical Value				Unit
	at 25°C		at 85°C	at 105°C	
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
V <sub>DDIO</sub> = 3.6V	TBD	TBD	TBD	TBD	μA
V <sub>DDIO</sub> = 3.3V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 3.0V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 2.5V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 1.8V	TBD	TBD	TBD	TBD	

**Table 54-10. Typical Power Consumption for Backup Mode Configuration A and B with 1 Kbyte Backup SRAM OFF**

Total Consumption	Typical Value				Unit
	at 25°C		at 85°C	at 105°C	
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
V <sub>DDIO</sub> = 3.6V	TBD	TBD	TBD	TBD	μA
V <sub>DDIO</sub> = 3.3V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 3.0V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 2.5V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 1.8V	TBD	TBD	TBD	TBD	



**Table 54-11. Worst Case Power Consumption for Backup Mode Configuration A and B with 1 Kbyte Backup SRAM ON**

Total Consumption	Worst Value				Unit
	at 25°C		at 85°C	at 105°C	
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
V <sub>DDIO</sub> = 3.6V	TBD	TBD	TBD	TBD	μA
V <sub>DDIO</sub> = 3.3V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 3.0V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 2.5V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 1.8V	TBD	TBD	TBD	TBD	

**Table 54-12. Worst Case Power Consumption for Backup Mode Configuration A and B with 1 Kbyte Backup SRAM OFF**

Total Consumption	Worst value				Unit
	at 25°C		at 85°C	at 105°C	
Conditions	(AMP1) Configuration A	(AMP1) Configuration B	(AMP1) Configuration A	(AMP1) Configuration A	
V <sub>DDIO</sub> = 3.6V	TBD	TBD	TBD	TBD	μA
V <sub>DDIO</sub> = 3.3V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 3.0V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 2.5V	TBD	TBD	TBD	TBD	
V <sub>DDIO</sub> = 1.8V	TBD	TBD	TBD	TBD	

### 54.3.1.3 Wake-up Time to Resume from Backup Mode

Wake-up time is defined as the delay between activity detected on WKUP0–13 or RTC alarm and the execution from Flash of the first instruction.

**Table 54-13. Wake-up Time to Resume from Backup Mode**

Conditions	Wake-up Time from Backup Mode	Unit
Resume from internal Flash	TBD	μs

### 54.3.2 Sleep Mode Current Consumption and Wake-up Time

The Sleep mode configuration and measurements are defined as follows:

- Core clock OFF
- $V_{DDIO} = V_{DDIN} = 3.3V$
- Master Clock (MCK) running at various frequencies with PLLA or the fast RC oscillator
- Fast start-up through WKUP0–13 pins
- Current measurement as shown in Figure 54-6 and associated wake-up time <sup>(1)</sup>
- All peripheral clocks deactivated
- $T_A = 25^\circ C$

Note: 1. Wake-up time is defined as the delay between the WKUP event and the execution of the first instruction.

Figure 54-6. Measurement Setup for Sleep Mode




Table 54-14 and Table 54-15 give current consumption and wake-up time in Sleep mode.

Table 54-14. Sleep Mode Current Consumption versus Master Clock (MCK) Variation with PLLA

Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit	Wake-up Time	Unit
300/150	TBD	TBD	mA	TBD	$\mu s$
250/125	TBD	TBD		TBD	
150/150	TBD	TBD		TBD	
96/96	TBD	TBD		TBD	
96/48	TBD	TBD		TBD	
48/48	TBD	TBD		TBD	
24/24	TBD	TBD		TBD	
24/12	TBD	TBD		TBD	
12/12	TBD	TBD		TBD	
8/8	TBD	TBD		TBD	
4/4	TBD	TBD		TBD	
4/2	TBD	TBD		TBD	
4/1	TBD	TBD		TBD	

**Table 54-15. Sleep Mode Current Consumption versus Master Clock (MCK) Variation with Fast RC**


Core Clock/MCK (MHz)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit	Wake-up time	Unit
12	TBD	TBD	mA	TBD	μs
8	TBD	TBD		TBD	
4	TBD	TBD		TBD	
2	TBD	TBD		TBD	
1	TBD	TBD		TBD	
0.5	TBD	TBD		TBD	
0.25	TBD	TBD		TBD	

### 54.3.3 Wait Mode Current Consumption and Wake-up Time

The Wait mode configuration and measurements are defined as follows:

- Core clock and Master clock stopped
- Current measurement as shown in [Figure 54-7](#)
- All peripheral clocks deactivated
- BOD disabled
- RTT enabled

**Figure 54-7. Measurement Setup for Wait Mode**



[Table 54-16](#) and [Table 54-17](#) give current consumption and wake-up time<sup>(1)</sup> in Wait mode.

**Table 54-16. Typical Current Consumption in Wait Mode**

Wait Mode Consumption	Typical Value				Unit
	at 25°C VDDIO=3.3V		at 85°C VDDIO=3.6V	at 105°C VDDIO=3.6V	
Conditions	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	Total Consumption (AMP2)	Total Consumption (AMP2)	
See <a href="#">Figure 54-7 on page 1684</a> No activity on the I/Os of the device, Flash in Standby mode	TBD	TBD	TBD	TBD	μA
See <a href="#">Figure 54-7 on page 1684</a> No activity on the I/Os of the device, Flash in Deep Power Down mode	TBD	TBD	TBD	TBD	

**Table 54-17. Wake-up Time to Resume from Wait Mode**

Conditions	Wake-up Time from Wait Mode	Unit
Resume from internal Flash with cache enabled	TBD	μs
Resume from internal Flash with cache disabled	TBD	
Resume from TCM	TBD	
Resume from internal SRAM with cache disabled	TBD	

Note: 1. Wake-up time is defined as the delay between the WKUP event and the execution of the first instruction.

### 54.3.4 Active Mode Power Consumption

The Active mode configuration and measurements are defined as follows:

- $V_{DDIO} = V_{DDIN} = 3.3V$
- $V_{DDCORE}$  is provided by the Internal Voltage Regulator
- $T_A = 25^{\circ}C$
- Application running from Flash memory with 128-bit access mode
- All peripheral clocks are deactivated.
- Master Clock (MCK) running at various frequencies with PLLA or the fast RC oscillator.
- Current measurement on AMP1 ( $V_{DDCORE}$ ) and total current on AMP2

**Figure 54-8. Active Mode Measurement Setup**




Table 54-18 gives current consumption in Active mode in typical conditions.

**Table 54-18. Total Active Power Consumption with VDDCORE at 1.2V Running from Embedded Memory (VDDIO + VDDIN-AMP2)**

Core Clock/MCK (MHz)	Cortex-M7 Running CoreMark			Unit
	Flash		TCM CoreMark = 5.0/MHz	
	Cache Enable (CE) CoreMark = 4.9/MHz	Cache Disable (CD) CoreMark = 1.0/MHz		
300/150	89.7	56.5	82.7	mA
250/125	76.3	48.4	70.2	
150/150	51.9	39.7	48.2	
96/96	35.3	27.4	32.8	
96/48	30.7	19.8	28.2	
48/48	18.4	14.6	17.1	
24/24	9.8	7.9	9.1	
24/12	8.5	5.8	7.9	
12/12	5.0	4.1	4.7	
8/8	3.6	3.0	3.4	
4/4	2.1	1.8	2.1	
4/2	1.8	1.5	1.8	
4/1	1.6	1.4	1.6	
2/2	1.4	1.3	1.4	

Note: 1. Flash Wait State (FWS) in EEFC\_FMR is adjusted depending on core frequency.

### 54.3.5 Peripheral Power Consumption in Active Mode

Table 54-19. Peripheral Power Consumption in Active Mode

Peripheral	Conditions	Consumption on VDDCORE (Typ) Unit = $\mu\text{A}/\text{MHz}$	Conditions	Consumption (Typ) Unit = $\mu\text{A}/\text{MHz}$
PIO Controller A (PIOA)	Peripheral clock Enabled	TBD	–	TBD
PIO Controller B (PIOB)		TBD	–	TBD
PIO Controller C (PIOC)		TBD	–	TBD
PIO Controller D (PIOD)		TBD	–	TBD
PIO Controller E (PIOE)		TBD	–	TBD
UART		TBD	Receive/transmit 115200,8,N,1	TBD
USART		TBD	Receive/transmit 115200,8,N,1	TBD
PWM		TBD	TBD	TBD
TWIHS		TBD	TWI in Master Mode at 3.4Mb/s	TBD
SPI		TBD	SPI Master Mode with Max SPI Clock	TBD
Timer Counter (TCx)		TBD	–	TBD
AFEC		TBD	Free run conversion at max speed	TBD
DACC		TBD	Conversion at max speed	TBD
ACC		TBD	TBD	TBD
HSMCI		TBD	Read/Write SDCard in 4-bit mode	TBD
SMC		TBD	–	TBD
USB		TBD	Transfer file that contains random data	TBD
GMAC		TBD	UDP bi-directional data transfer	TBD
AES		TBD	AES256 computation	TBD
DMAC		TBD	Mem to Mem in internal SRAM	TBD
SSC		TBD	Audio I2S 96Kb/s	TBD
TRNG		TBD	Free run at max speed	TBD
ICM		TBD	–	TBD
ISI		TBD	Preview path disabled Codec path enabled Data from sensor in YUV422 format Color conversion from YCC to RGB565 enabled	TBD
QSPI		TBD	QSPI Master Mode with max clock	TBD
SDRAMC		TBD	Memory copy from SDRAM to SDRAM	TBD
MCAN		TBD	TBD	TBD

Note: 1.  $V_{\text{DDIO}} = 3.3\text{V}$ ,  $V_{\text{DDCORE}}$  is provided by the internal voltage regulator,  $T_A = 25^\circ\text{C}$ .

### 54.3.6 I/O Switching Power Consumption

I/O switching power consumption on VDDCORE and VDDIO are given by the following formulae:

$$\text{Power}_{\text{VDDCORE}} = (\text{DC}_{\text{CORE}} + \text{AC}_{\text{CORE}} \times f_{\text{SW}}) \times V_{\text{DDCORE}}$$

$$\text{Power}_{\text{VDDIO}} = (\text{DC}_{\text{IO}} + \text{AC}_{\text{IO\_INTERNAL}} \times f_{\text{SW}} + \text{AC}_{\text{IO\_EXTERNAL}} \times C_{\text{LOAD}} \times f_{\text{SW}}) \times V_{\text{DDIO}}$$

where:

- $\text{DC}_{\text{CORE}}$  is the static power consumption of cells powered by VDDCORE
- $\text{AC}_{\text{CORE}}$  is the dynamic power consumption of cells powered by VDDCORE
- $f_{\text{SW}}$  is the I/O switching frequency
- $\text{DC}_{\text{IO}}$  is the static power consumption of cells powered by VDDIO
- $\text{AC}_{\text{IO\_INTERNAL}}$  is the dynamic power consumption of internal cells powered by VDDIO
- $\text{AC}_{\text{IO\_EXTERNAL}}$  is the dynamic power consumption due to external load powered by VDDIO
- $C_{\text{LOAD}}$  is the overall capacitance on the I/O pin

$$C_{\text{LOAD}} = C_{\text{PACKAGE}} + C_{\text{PCB}} + C_{\text{EXT}}$$

where  $C_{\text{PACKAGE}}$  is defined in the IBIS model of the device and  $C_{\text{EXT}}$  is the external load capacitance.

The conditions to apply are:

- VDDIO in the range 1.62V to 3.6V
- $T_A = 25^\circ\text{C}$
- $C_{\text{PACKAGE}} + C_{\text{PCB}} = 2 \text{ pF}$

**Table 54-20. I/O Switching Power Consumption ( $\mu\text{W}$ )**

I/O Group	Conditions	$\text{DC}_{\text{CORE}}$ $\mu\text{A}$	$\text{AC}_{\text{CORE}}$ $\mu\text{A}/\text{MHz}$	$\text{DC}_{\text{IO}}$ $\mu\text{A}$	$\text{AC}_{\text{IO\_INTERNAL}}$ $\mu\text{A}/\text{MHz}$	$\text{AC}_{\text{IO\_EXTERNAL}}$ $\mu\text{A}/(\text{pF} \times \text{MHz})$
GPIO, CLOCK	STH, Low drive	0.05	1.402	0.06	13.080	3.33
	STH, High drive	0.05	1.402	0.09	24.090	3.33
	Worst case, Low drive	0.05	1.654	0.07	14.560	3.64
	Worst case, High drive	0.05	1.654	0.09	30.640	3.64
GPIO_CLK	STH, Low drive	0.02	0.648	0.06	36.630	3.32
	STH, High drive	0.02	0.648	0.06	62.517	3.33
	Worst case, Low drive	0.02	0.758	0.04	41.612	3.63
	Worst case, High drive	0.02	0.758	0.04	78.828	3.62
GPIO_AD	STH, Low drive	0.02	0.649	0.05	23.485	3.32
	STH, High drive	0.02	0.649	0.05	36.137	3.33
	Worst case, Low drive	0.02	0.760	0.05	26.607	3.63
	Worst case, High drive	0.02	0.760	0.05	42.118	3.62
GPIO_MLB	STH	0.02	0.601	0.04	30.365	3.30
	Worst case	0.02	0.702	0.03	39.305	3.55

## 54.4 Oscillator Characteristics

### 54.4.1 32 kHz RC Oscillator Characteristics

Table 54-21. 32 kHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC}$	RC Oscillator Frequency	–	20	32	44	kHz
–	Frequency Supply Dependency	Typical for 3.0V	-3	–	3	%/V
–	Frequency Temperature Dependency	[-40°C : +105°C] versus 25°C	-10	–	10	%
Duty	Duty Cycle	–	45	50	55	%
$t_{START}$	Startup Time	–	–	–	TBD	µs
$I_{DDON}$	Current Consumption	After startup time Temp. Range = -40°C to +105°C	–	540	TBD	nA
$I_{DDON\_STDBY}$	Standby Current Consumption	Temp. Range = -40°C to +105°C	–	10	TBD	nA

### 54.4.2 4/8/12 MHz RC Oscillators Characteristics

Table 54-22. 4/8/12 MHz RC Oscillators Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{RANGE}$	RC Oscillator Frequency Range	(1)	4	–	12	MHz
$ACC_4$	4 MHz Total Accuracy	[-40°C : +105°C] 4 MHz output selected (1)(2)	–	–	±30	%
		[-40°C : +105°C] 4 MHz output selected (1)(3)	-12	–	+6	%
$ACC_8$	8 MHz Total Accuracy	[-40°C : +105°C] 8 MHz output selected (1)(2)	–	–	±30	%
		[-40°C : +105°C] 8 MHz output selected (1)(3)	-12	–	+6	
$ACC_{12}$	12 MHz Total Accuracy	[-40°C : +105°C] 12 MHz output selected (1)(2)	–	–	±30	%
		[-40°C : +105°C] 12 MHz output selected (1)(3)	-12	–	+6	
Duty	Duty Cycle	–	45	50	55	%
$t_{START}$	Startup Time	–	–	–	10	µs
$I_{DDON}$	Active Current Consumption <sup>(2)</sup>	4 MHz	–	50	68	µA
		8 MHz	–	65	86	
		12 MHz	–	82	102	

Notes: 1. Frequency range can be configured in the Supply Controller registers.

2. Not trimmed from factory

3. After trimming from factory

The 4/8/12 MHz fast RC oscillator is calibrated in production. This calibration can be read through the Get CALIB Bit command (refer to [Section 20. “Enhanced Embedded Flash Controller \(EEFC\)”](#)) and the frequency can be trimmed by software through the PMC.




### 54.4.3 32.768 kHz Crystal Oscillator Characteristics

Table 54-23. 32.768 kHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC}$	Operating Frequency	Normal mode with crystal	–	–	32.768	kHz
–	Supply Ripple Voltage (on VDDIO)	Rms value, 10 KHz to 10 MHz	–	–	30	mV
–	Duty Cycle	–	40	50	60	%
$t_{START}$	Startup Time	$R_S < 50\text{ k}\Omega$ $C_{CRYSTAL} = 12.5\text{ pF}$ $C_{CRYSTAL} = 6\text{ pF}$ $R_S < 100\text{ k}\Omega$ $C_{CRYSTAL} = 12.5\text{ pF}$ $C_{CRYSTAL} = 6\text{ pF}$ (1)	–	–	900 300 1200 500	ms
$I_{DDON}$	Current consumption	$R_S < 50\text{ k}\Omega$ $C_{CRYSTAL} = 12.5\text{ pF}$ $C_{CRYSTAL} = 6\text{ pF}$ $R_S < 100\text{ k}\Omega$ $C_{CRYSTAL} = 12.5\text{ pF}$ $C_{CRYSTAL} = 6\text{ pF}$ (1)	–	440 300 450 450	680 650 650 750	nA
$P_{ON}$	Drive Level	–	–	–	0.2	$\mu\text{W}$
$R_f$	Internal Resistor	Between XIN32 and XOUT32	–	10	–	$\text{M}\Omega$
$C_{CRYSTAL}$	Allowed Crystal Capacitance Load	From crystal specification	6	–	12.5	pF
$C_{PARA}$	Internal Parasitic Capacitance	–	0.4	0.5	0.6	pF

Note: 1.  $R_S$  is the series resistor.

Figure 54-9. 32.768 kHz Crystal Oscillator Schematics



$$C_{LEXT} = 2 \times (C_{CRYSTAL} - C_{PARA} - C_{PCB})$$

where:

$C_{PCB}$  is the capacitance of the printed circuit board (PCB) track layout from the crystal to the pin.

#### 54.4.4 32.768 kHz Crystal Characteristics

Table 54-24. Crystal Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ESR	Equivalent Series Resistor ( $R_S$ )	Crystal at 32.768 kHz	–	50	100	k $\Omega$
$C_M$	Motional Capacitance	Crystal at 32.768 kHz	2	–	4	fF
$C_{SHUNT}$	Shunt Capacitance	Crystal at 32.768 kHz	0.6	–	2	pF


#### 54.4.5 3 to 20 MHz Crystal Oscillator Characteristics

Table 54-25. 3 to 20 MHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC}$	Operating Frequency	Normal mode with crystal	3	16	20	MHz
–	Supply Ripple Voltage (on VDDPLL)	rms value, 10 kHz to 10 MHz	–	–	30	mV
–	Duty Cycle	–	40	50	60	%
$t_{START}$	Startup Time	3 MHz, $C_{SHUNT} = 3$ pF	–	–	TBD	ms
		8 MHz, $C_{SHUNT} = 7$ pF	–	–	TBD	
		16 MHz, $C_{SHUNT} = 7$ pF with $C_M = 8$ fF	–	–	TBD	
		16 MHz, $C_{SHUNT} = 7$ pF with $C_M = 1.6$ fF	–	–	TBD	
		20 MHz, $C_{SHUNT} = 7$ pF	–	–	TBD	
$I_{DDON}$	Current Consumption (on VDDIO)	3 MHz <sup>(2)</sup>	–	230	TBD	$\mu$ A
		8 MHz <sup>(3)</sup>	–	300	TBD	
		16 MHz <sup>(4)</sup>	–	390	TBD	
		20 MHz <sup>(5)</sup>	–	450	TBD	
$I_{DD\_STDBY}$	Standby Current	–	–	TBD	$\mu$ A	
$P_{ON}$	Drive Level	3 MHz	–	–	15	$\mu$ W
		8 MHz	–	–	30	
		16 MHz, 20 MHz	–	–	50	
$R_f$	Internal Resistor	Between XIN and XOUT	–	0.5	–	M $\Omega$
$C_{CRYSTAL}$	Allowed Crystal Capacitance Load	From crystal specification	12.5	–	17.5	pF
$C_{LOAD}$	Internal Equivalent Load Capacitance	Integrated Load Capacitance (XIN and XOUT in series)	7.5	9	10.5	pF

- Notes:
- $R_S$  is the series resistor
  - $R_S = 100\text{--}200 \Omega$ ;  $C_S = 2.0 - 2.5$  pF;  $C_M = 2\text{--}1.5$  fF (typ, worst case) using 1 k $\Omega$  serial resistor on XOUT.
  - $R_S = 50\text{--}100 \Omega$ ;  $C_S = 2.0 - 2.5$  pF;  $C_M = 4\text{--}3$  fF (typ, worst case).
  - $R_S = 25\text{--}50 \Omega$ ;  $C_S = 2.5 - 3.0$  pF;  $C_M = 7\text{--}5$  fF (typ, worst case).
  - $R_S = 20\text{--}50 \Omega$ ;  $C_S = 3.2 - 4.0$  pF;  $C_M = 10\text{--}8$  fF (typ, worst case).

**Figure 54-10. 3 to 20 MHz Crystal Oscillator Schematics**



$$C_{LEXT} = 2 \times (C_{CRYSTAL} - C_L - C_{PCB})$$

where:

$C_{PCB}$  is the capacitance of the printed circuit board (PCB) track layout from the crystal to the pin.

### 54.4.6 3 to 20 MHz Crystal Characteristics

**Table 54-26. Crystal Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ESR	Equivalent Series Resistor ( $R_s$ )	Fundamental at 3 MHz	-	-	150	$\Omega$
		Fundamental at 8 MHz			140	
		Fundamental at 12 MHz			120	
		Fundamental at 16 MHz			80	
		Fundamental at 20 MHz			50	
$C_M$	Motional capacitance	-	-	8	fF	
$C_{SHUNT}$	Shunt capacitance	-	-	7	pF	

### 54.4.7 3 to 20 MHz XIN Clock Input Characteristics in Bypass Mode

**Table 54-27. XIN Clock Electrical Characteristics In Bypass Mode**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$1/(t_{CPXIN})$	XIN Clock Frequency	(1)	-	-	50	MHz
$t_{CPXIN}$	XIN Clock Period	(1)	20	-	-	ns
$t_{CHXIN}$	XIN Clock High Half-period	(1)	8	-	-	ns
$t_{CLXIN}$	XIN Clock Low Half-period	(1)	8	-	-	ns
$t_{CLCH}$	Rise Time	(1)	2.2	-	-	ns
$t_{CHCL}$	Fall Time	(1)	2.2	-	-	ns
$V_{XIN\_IL}$	$V_{XIN}$ Input Low-level Voltage	(1)	-0.3	-	$[0.8V: 0.3 \times V_{DDIO}]$	V
$V_{XIN\_IH}$	$V_{XIN}$ Input High-level Voltage	(1)	$[2.0V: 0.7 \times V_{DDIO}]$	-	$V_{DDIO} + 0.3V$	V

Note: 1. These characteristics apply only when the 3–20 MHz crystal oscillator is in Bypass mode.

## 54.4.8 Crystal Oscillator Design Considerations

### 54.4.8.1 Choosing a Crystal

When choosing a crystal for the 32768 Hz Slow Clock Oscillator or for the 3–20 MHz oscillator, several parameters must be taken into account. Important parameters between crystal and product specifications are as follows:

- Crystal Load Capacitance
  - The total capacitance loading the crystal, including the oscillator's internal parasitics and the PCB parasitics, must match the load capacitance for which the crystal's frequency is specified. Any mismatch in the load capacitance with respect to the crystal's specification will lead to inaccurate oscillation frequency
- Drive Level
  - Crystal drive level  $\geq$  Oscillator Drive Level. Having a crystal drive level number lower than the oscillator specification may damage the crystal.
- Equivalent Series Resistor (ESR)
  - Crystal ESR  $\leq$  Oscillator ESR Max. Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.
- Shunt Capacitance
  - Max. crystal shunt capacitance  $\leq$  Oscillator Shunt Capacitance ( $C_{SHUNT}$ ). Having a crystal with  $C_{SHUNT}$  value higher than the oscillator may cause the oscillator to not start.

### 54.4.8.2 Printed Circuit Board (PCB)

To minimize inductive and capacitive parasitics associated with XIN, XOUT, XIN32 and XOUT32 nets, it is recommended to route them as short as possible. Additionally, it is of prime importance to keep these nets away from noisy switching signals (clock, data, PWM, etc.). A good practice is to shield them with a quiet ground net to avoid coupling to neighboring signals.

## 54.5 PLLA Characteristics

**Table 54-28. Supply Voltage Phase Lock Loop Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDPLL}$	Supply Voltage Range	–	1.08	1.2	1.32	V
	Allowable Voltage Ripple	rms value 10 kHz to 10 MHz	–	–	20	mV
		rms value > 10 MHz			10	

**Table 54-29. PLLA Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{IN}$	Input Frequency	–	8	–	32	MHz
$f_{OUT}$	Output Frequency	–	160	–	500	MHz
$I_{PLL}$	Current Consumption	Active mode at 160 MHz at 1.2V	–	TBD	TBD	mA
		Active Mode at 500 MHz at 1.2V	–	TBD	TBD	
$I_{DD\_STDBY}$	Standby Current Consumption	–	–	190	500	nA
$t_S$	Settling Time	–	80	90	100	$\mu$ s

## 54.6 PLLUSB Characteristics

**Table 54-30. Supply Voltage Phase Lock Loop Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDPLLUSB}$	Supply Voltage Range	–	2.85	3.3	3.6	V

**Table 54-31. PLLA Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{IN}$	Input Frequency	–	–	12 or 16	–	MHz
$f_{OUT}$	Output Frequency	–	480			MHz
$I_{PLLUSB}$	Current Consumption	In Active mode, on VDDPLLUSB	TBD	TBD	TBD	mA
		In Active mode, on VDDCORE	TBD	TBD	TBD	
$I_{PLLUSB\_STDBY}$	Standby Current Consumption	In Standby mode	–	–	25	$\mu$ A
$t_S$	Settling Time	–	–	25	50	$\mu$ s

## 54.7 USB Transceiver Characteristics

### 54.7.1 Electrical Characteristics

**Table 54-32. Electrical Parameters**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{PUI}$	Bus Pull-up Resistor on Upstream Port (idle bus)	In LS or FS Mode	–	1.5	–	k $\Omega$
$R_{PUA}$	Bus Pull-up Resistor on Upstream Port (upstream port receiving)	In LS or FS Mode	–	15	–	k $\Omega$
<b>Settling time</b>						
$t_{BIAS}$	Bias settling time	–	–	–	20	$\mu$ s
$t_{OSC}$	Oscillator settling time	With crystal 12 MHz	–	–	2	ms
$t_S$	Settling time	$f_{IN} = 12$ MHz	–	0.3	0.5	ms

### 54.7.2 Static Power Consumption

**Table 54-33. Static Power Consumption**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{BIAS}$	Bias current consumption on VBG	–	–	–	TBD	$\mu$ A
$I_{VDDUTMII}$	HS Transceiver and I/O current consumption	–	–	–	TBD	$\mu$ A
	LS / FS Transceiver and I/O current consumption	No connection <sup>(1)</sup>	–	–	TBD	$\mu$ A
$I_{VDDUTMIC}$	Core, PLL, and Oscillator current consumption	–	–	–	TBD	$\mu$ A

Note: 1. If cable is connected, add 200  $\mu$ A (typical) due to pull-up/pull-down current consumption.

### 54.7.3 Dynamic Power Consumption

**Table 54-34. Dynamic Power Consumption**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{BIAS}$	Bias current consumption on VBG	–	–	TBD	TBD	mA
$I_{VDDUTMII}$	HS Transceiver current consumption	HS transmission	–	TBD	TBD	mA
	HS Transceiver current consumption	HS reception	–	TBD	TBD	mA
	LS / FS Transceiver current consumption	FS transmission 0m cable <sup>(1)</sup>	–	TBD	TBD	mA
	LS / FS Transceiver current consumption	FS transmission 5m cable <sup>(1)</sup>	–	TBD	TBD	mA
	LS / FS Transceiver current consumption	FS reception <sup>(1)</sup>	–	TBD	TBD	mA
$I_{VDDUTMIC}$	PLL, Core and Oscillator current consumption	–	–	TBD	TBD	mA

Note: 1. Including 1 mA due to pull-up/pull-down current consumption.

## 54.8 AFE Characteristics

Electrical data are in accordance with an operating temperature range from  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  unless otherwise specified.

VREFP is the positive reference of the AFE. The VREFN pin must be connected to ground.

DAC1 and DAC0 provide an analog output voltage ( $V_{\text{DAC}}$ ) in the range  $[0 : \text{VREFP}]$  with an accuracy equal to 10 bits. The DAC output voltage is single-ended and is used as a reference node by the sampling stage S/H0 and S/H1 (Sample-and-Hold PGA), relative to the single-ended input signal being sampled on the selected channel.


As a consequence, programming the DAC output voltage offers a capability to compensate for a DC offset on the input signal being sampled. DC offset compensation is effective in single-ended operation and is not effective in fully differential operation.

During fully differential operation, the DAC10 output voltage can be programmed at  $\text{VREFP}/2$ , by using the 10-bit code 512. The DAC value does not affect the AFE output code.


$\text{VREFP}/2$  on DAC0 and DAC1 is not automatically set and must be programmed as the code 512 into the channel corresponding DAC0 and DAC1.

[Figure 54-11](#) and [Figure 54-12](#) illustrate the architecture of the AFE in Single-ended and in Differential modes.

**Figure 54-11. Single-ended Mode AFE**



**Figure 54-12. Differential Mode AFE**





## 54.8.1 AFE Power Supply

### 54.8.1.1 Power Supply Characteristics

**Table 54-35. Power Supply Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDIN}$	Supply Voltage Range	Full operational	2.0	3.0	3.6	V
$V_{DDIN\_Noise}$	Max. Voltage noise	rms value, 10 kHz to 20 MHz	—	—	20	mVrms
$I_{VDDIN}$	Analog Current Consumption	AFE Sleep mode <sup>(1)</sup>	—	2	TBD	$\mu$ A
		AFE Fast Wake-up mode <sup>(2)</sup>	—	0.4	TBD	mA
		AFE in Normal mode (single sampling)	—	3.4	TBD	mA
		AFE in Normal mode (dual sampling)	—	4.2	TBD	mA
$I_{VDDCORE}$	Digital Current Consumption	AFE Sleep mode (all off) <sup>(1)</sup>	—	—	TBD	$\mu$ A
		AFE Normal mode	—	—	TBD	mA

Notes: 1. In Sleep mode, the AFE core, sample and hold, and internal reference operational amplifier are off.  
 2. In Fast Wake-up mode, only the AFE core is off.  
 3. Current consumption is measured with AFEC\_ACR.IBCTL = 1.

### 54.8.1.2 ADC Bias Current

IBCTL controls the ADC bias current, with the nominal setting IBCTL = 1.

IBCTL = 1 is the default configuration suitable for a sampling frequency of up to 1 MHz. If the sampling frequency is below 500 kHz, IBCTL = 0 can also be used to reduce the current consumption.

For details on configuring IBCTL, refer to [Section 48. “Analog Front-End Controller \(AFEC\)”](#)

**Table 54-36. ADC Bias Current Adjustment**

IBCTL	Adjustment Level
0	Typ-22%
1	Typ
2	Reserved
3	Reserved

## 54.8.2 External Reference Voltage

$V_{VREFP}$  is an external reference voltage applied on the pin VREFP. The quality of the reference voltage  $V_{VREFP}$  is critical to the performance of the AFE. A DC variation of the reference voltage  $V_{VREFP}$  is converted to a gain error by the AFE. The noise generated by  $V_{VREFP}$  is converted by the AFE to count noise.

**Table 54-37. VREFP Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{VREFP}$	VREFP Voltage Range	Full operational	2	3	3.6	V
	VREFP rms Noise	—	—	—	100	$\mu$ Vrms
$R_{VREFP}$	VREFP Input DC Impedance	ADC and DAC reference resistor bridge <sup>(4)</sup>	3980	4680	5380	k $\Omega$
$I_{VREFP}$	VREFP Current (VREFP + DAC Current)	VREFP = 3V	TBD	0.76	TBD	mA

Notes: 1. Over a bandwidth from 20 Hz to 1 MHz.  
 2. DIFF is Differential mode.  
 3. SE is Single-ended mode.  
 4. When the AFE is in Sleep mode, the VREFP impedance has a minimum of 10 M $\Omega$ .

### 54.8.3 AFE Timings

**Table 54-38. AFE Timing Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{AFE Clock}}$	Clock Frequency	–	4	20	40	MHz
$t_{\text{AFE Clock}}$	Clock Period	–	25	50	250	ns
$f_{\text{S}}$	Sampling Frequency	–	–	–	2	MHz
$t_{\text{START}}$	AFE Startup Time	Sleep mode to Normal mode Fast Wake-up mode to Normal mode	– –	– –	4 2	$\mu\text{s}$
$t_{\text{TRACKTIM}}$	Tracking Time	$f_{\text{AFE Clock}} = \text{max value}$	200	–	–	ns
$t_{\text{CONV}}$	Conversion Time	Number of AFE clock pulses to perform a conversion	–	20	–	$t_{\text{AFE Clock}}$
$t_{\text{S}}$	Settling Time	Settling time to change offset and gain	200	–	–	ns
$t_{\text{TRANSFER}}$	Transfer Time	–	200	–	–	ns

### 54.8.4 AFE Transfer Function

The first operation of the AFE is a sampling function relative to  $V_{\text{DAC}}$ .  $V_{\text{DAC}}$  is generated by an internal DAC0 or DAC1. All operations after the Sample-and-Hold are differential relative to an internal common mode voltage  $V_{\text{CM}} = V_{\text{VREFP}}/2$ .

In Differential mode, the Sample-and-Hold common mode voltage is equal to  $V_{\text{DAC}} = V_{\text{VREFP}}/2$  (set by software DAC0 and DAC1 to code 512).

In Single-ended mode  $V_{\text{DAC}}$  is the common mode voltage.  $V_{\text{DAC}}$  is the output of DAC0 or DAC1 voltage. All operations after the Sample-and-Hold are differential, including those in Single-ended mode.

For the formula example, the internal DAC0 or DAC1 is set for the code 512.

The DATA code in AFEC\_CDR is up to 16-bit positive integer or two's complement (signed integer).

The code does not exceed 4095 when the field RES=0 (12-bit mode, no averaging) in AFEC\_EMR.

#### 54.8.4.1 Differential Mode (12-bit mode)

A differential input voltage  $V_{\text{IN}} = V_{\text{INP}} - V_{\text{INN}}$  can be applied between two selected differential pins, e.g. AFE0\_AD0 and AFE0\_AD1. The ideal code  $C_i$  is calculated by using the following formula and rounding the result to the nearest positive integer.

$$C_i = \frac{4096}{V_{\text{VREFP}}} \times V_{\text{IN}} \times \text{Gain} + (2047)$$

For the other resolution defined by RES, the code  $C_i$  is extended to the corresponding resolution.

Table 54-39 is a computation example for the above formula, where  $V_{\text{VREFP}} = 3\text{V}$ .

**Table 54-39. Input Voltage Values in Differential Mode, Non-signed Output**

$C_i$		Gain		
Signed	Non-signed	1	2	4
-2048	0	-3	-1.5	-0.75
0	2047	0	0	0
2047	4095	3	1.5	0.75

#### 54.8.4.2 Single-ended Mode (12-bit mode)

A single input voltage  $V_{IN}$  can be applied to selected pins, e.g. AFE0\_AD0 or AFE0\_AD1. The ideal code  $C_i$  is calculated using the following formula and rounding the result to the nearest positive integer.

The single-ended ideal code conversion formula is:

$$C_i = \frac{4096}{V_{VREFP}} \times (V_{IN} - V_{DAC}) \times \text{Gain} + 2047$$

For the other resolution defined by RES, the code  $C_i$  is extended to the corresponding resolution.

Table 54-40 is a computation example for the above formula, where  $V_{VREFP} = 3V$ :

**Table 54-40. Input Voltage Values in Single-ended Mode**

$C_i$		Gain		
Signed	Non-signed	1	2	4
-2048	0	0	0.75	1.125
0	2047	1.5	1.5	1.5
2047	4095	3	2.25	1.875

#### 54.8.4.3 Example of LSB Computation

The LSB is relative to the analog scale  $V_{VREFP}$ .

The term LSB expresses the quantization step in volts, also used for one AFE code variation.

- Single-ended (SE) (ex:  $V_{VREFP} = 3.0V$ )
  - Gain = 1, LSB =  $(3.0V / 4096) = 732 \mu V$
  - Gain = 2, LSB =  $(1.5V / 4096) = 366 \mu V$
  - Gain = 4, LSB =  $(750 \text{ mV} / 4096) = 183 \mu V$
- Differential (DIFF) (ex:  $V_{VREFP} = 3.0V$ )
  - Gain = 0.5, LSB =  $(6.0V / 4096) = 1465 \mu V$
  - Gain = 1, LSB =  $(3.0V / 4096) = 732 \mu V$
  - Gain = 2, LSB =  $(1.5V / 4096) = 366 \mu V$

## 54.8.5 AFE Electrical Characteristics

The data include the AFE performances, as the PGA and AFE core cannot be separated. The temperature and voltage dependency are given as separate parameters.

**Table 54-41. Voltage and Temperature Dependencies**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T <sub>GK</sub>	Gain Temperature dependency	[-40°C : 105°C]	–	–	5	ppm/°C
V <sub>GK</sub>	Gain Supply dependency	V <sub>DDIN</sub>	–	–	250	ppm/V
T <sub>OK</sub>	Offset Temperature dependency	[-40°C : 105°C]	–	–	5	ppm/°C
V <sub>OK</sub>	Offset Supply dependency	V <sub>DDIN</sub>	–	–	250	ppm/V

### 54.8.5.1 Gain and Offset Errors

For:

- a given gain error: E<sub>G</sub> (%)
- a given ideal code (C<sub>i</sub>)
- a given offset error: E<sub>O</sub> (LSB of 12 bits)

in 12-bit mode, the actual code (C<sub>A</sub>) is calculated using the following formula


$$C_A = \left(1 + \frac{E_G}{100}\right) \times (C_i - 2047) + 2047 + E_O$$

For higher resolutions, the code can be extended to the corresponding resolution defined by RES.

#### Differential Mode

In Differential mode, the offset is defined when the differential input voltage is zero.

**Figure 54-13. Gain and Offset Errors in Differential Mode**



where:

- FSe=(FSe+)-(FSe-) is for full-scale error, unit is LSB code
- Offset error E<sub>O</sub> is the offset error measured for V<sub>IN</sub>=0V
- Gain error E<sub>G</sub>=100 × FSe/4096, unit in %

The error values in Table 54-42 and Table 54-43 include the sample-and-hold error as well as the PGA gain error.

Table 54-42. Differential Gain Error  $E_G$

Gain Mode	1	2	4
Average Gain Error (%)	0.5	1	2
Standard Deviation (%)	TBD	TBD	TBD
Gain Min Value (%)	TBD	TBD	TBD
Gain Max Value (%)	TBD	TBD	TBD


Table 54-43. Differential Output Offset Error  $E_O$

Gain	1	2	4
Average Offset Error (LSB)	20	40	80
Standard Deviation (LSB)	TBD	TBD	TBD
Offset Min value (LSB)	TBD	TBD	TBD
Offset Max value (LSB)	TBD	TBD	TBD

### Single-ended Mode

Figure 54-14 illustrates the AFE output code relative to an input voltage  $V_{INP}$  between 0V (Ground) and  $V_{VREFP}$ . The AFE is configured in Single-ended mode by connecting internally the negative differential input to  $V_{VREFP}/2$ . As the AFE continues to work internally in Differential mode, the offset is measured at  $V_{VREFP}/2$ . The offset at  $V_{INP}=0$  can be computed using the transfer function and the corresponding  $E_G$  and  $E_O$ .

Figure 54-14. Gain and Offset Errors in Single-ended Mode



where:

- $FSe = (FSe+) - (FSe-)$  is for full-scale error, unit is LSB code
- Offset error  $E_O$  is the offset error measured for  $V_{INP}=0V$
- Gain error  $E_G = 100 \times FSe/4096$ , unit in %

The error values in [Table 54-44](#) and [Table 54-45](#) include the DAC, the sample-and-hold error as well as the PGA gain error.

**Table 54-44. Single-ended Gain Error**

Gain Mode	1	2	4
Average Gain Error (%)	0.5	1	2
Standard Deviation (%)	TBD	TBD	TBD
Min Value (%)	TBD	TBD	TBD
Max Value (%)	TBD	TBD	TBD

**Table 54-45. Single-ended Output Offset Error**

Gain	1	2	4
Average Offset Error (LSB)	20	40	80
Standard Deviation (LSB)	TBD	TBD	TBD
Min Value (LSB)	TBD	TBD	TBD
Max Value (LSB)	TBD	TBD	TBD

Note: Voltage application in the range [-0.3V : 4V] on AFE\_ADx will not affect AFE accuracy.

## 54.8.5.2 AFE Electrical Performances

### Single-ended Static Performances

**Table 54-46. Single-ended Static Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
INL	Integral Non-linearity	$T_A$ [-40°C : 85°C]	-3	±1	3	LSB
		$T_A$ [85°C : 105°C]	-6	–	6	
DNL	Differential Non-linearity	$T_A$ [-40°C : 85°C]	-2	±1	2	LSB
		$T_A$ [85°C : 105°C]	-6	–	6	

### Single-ended Dynamic Performances

**Table 54-47. Single-ended Dynamic Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SNR	Signal-to-Noise Ratio	AFEClock ( $f_{\text{AFE Clock}}$ ) = 40 MHz, $f_S$ = 1 MHz, $f_{\text{IN}}$ = 127 kHz Frequency band = [1 kHz–500 kHz] Nyquist conditions fulfilled	TBD	60	TBD	dB
THD	Total Harmonic Distortion		TBD	-66	TBD	dB
SINAD	Signal-to-Noise and Distortion		TBD	62	TBD	dB
ENOB	Effective Number of Bits		TBD	10.5	TBD	bits

### Differential Static Performances

**Table 54-48. Differential Static Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
INL	Integral Non-linearity	–	TBD	±1	TBD	LSB
DNL	Differential Non-linearity	–	TBD	±0.5	TBD	LSB


### Differential Dynamic Performances

**Table 54-49. Differential Dynamic Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SNR	Signal-to-Noise Ratio	AFEClock ( $f_{\text{AFE Clock}}$ ) = 40 MHz, $f_S$ = 1 MHz, $f_{\text{IN}}$ = 127 kHz Frequency band = [1 kHz–500 kHz] Nyquist conditions fulfilled	TBD	64	TBD	dB
THD	Total Harmonic Distortion		TBD	-72	TBD	dB
SINAD	Signal-to-Noise and Distortion		TBD	64	TBD	dB
ENOB	Effective Number of Bits		TBD	10.5	TBD	bits

## 54.8.6 AFE Channel Input Impedance

Figure 54-15. Input Channel Model



where:

- $Z_{IN}$  is input impedance in single-ended or differential mode
- $C_{IN} = 2$  to  $8$  pF  $\pm 20\%$  depending on the gain value and mode (SE or DIFF); temperature dependency is negligible
- $R_{ON}$  is typical  $2$  k $\Omega$  and  $8$  k $\Omega$  max (worst case process and high temperature)

The following formula is used to calculate input impedance:

$$Z_{IN} = \frac{1}{f_S \times C_{IN}}$$

where:

- $f_S$  is the sampling frequency of the AFE channel
- Typ values are used to compute AFE input impedance  $Z_{IN}$

Table 54-50. Input Capacitance ( $C_{IN}$ ) Values

Gain Selection	Single-ended	Differential	Unit
1	2	2	pF
2	4	4	
4	8	8	

Table 54-51.  $Z_{IN}$  Input Impedance


$f_S$ (MHz)	1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.007813
$C_{IN} = 2$ pF								
$Z_{IN}$ (M $\Omega$ )	0.5	1	2	4	8	16	32	64
$C_{IN} = 4$ pF								
$Z_{IN}$ (M $\Omega$ )	0.25	0.5	1	2	4	8	16	32
$C_{IN} = 8$ pF								
$Z_{IN}$ (M $\Omega$ )	0.125	0.25	0.5	1	2	4	8	16



## Track and Hold Time versus Source Output Impedance

Figure 54-16 shows a simplified acquisition path.

**Figure 54-16. Simplified Acquisition Path**



During the tracking phase, the AFE tracks the input signal during the tracking time shown below:

$$t_{TRACK} = n \times C_{IN} \times (R_{ON} + Z_{SOURCE}) / 1000$$

- Tracking time expressed in ns and  $Z_{SOURCE}$  expressed in  $\Omega$ .
- n depends on the expected accuracy
- $R_{ON} = 2 \text{ k}\Omega$

**Table 54-52. Number of Tau:n**

Resolution (bits)	12	13	14	15	16
RES	0	2	3	4	5
n	8	9	10	11	12

The AFE already includes a tracking time of  $15 t_{AFE \text{ Clock}}$ . As a result, two cases can be considered:

- If the calculated tracking time is lower than  $15 t_{AFE \text{ Clock}}$ , then AFEC\_MR.TRACKTIM can be set to 0.
- If the calculated tracking time is higher than  $15 t_{AFE \text{ Clock}}$ , then AFEC\_MR.TRACKTIM must be set to the value corresponding to the tracking time computation.

### 54.8.6.1 AFE DAC Offset Compensation

**Table 54-53. AFE DAC Offset Compensation**

Parameter	Conditions	Min	Typ	Max	Unit
Resolution - N	–	–	10	–	bits
INL	Range [0 to 1023]	-2	—	+2	LSB
DNL	–	-1	—	+1	LSB
LSB relative to VREFP Scale	LSB = $VREFP/2^{10}$ , with $VREFP=3V$	–	2.93	–	mV

## 54.8.7 AFE Resolution with Averaging

### 54.8.7.1 Conditions at 25°C with Gain = 1

- $f_{\text{AFE Clock}} = 40 \text{ MHz}$ ;  $f_{\text{AFE Clock}} = 4 \text{ MHz}$  for INL and DNL static measurement only
- $f_s = 2 \text{ MHz}$ , AFE sampling frequency in Free Run mode
- $V_{\text{VREFP}} = 3\text{V}$
- Signal amplitude:  $V_{\text{VREFP}}/2$ , signal frequency  $< 100 \text{ Hz}$
- Oversampling ratio, OSR: Number of averaged samples

Table 54-54. AFE Resolution following Digital Averaging (Gain=1)

Parameter Averaging Resolution AFEC_EMR.RES	Over Sampling Ratio	Mode (bits)	INL (LSB)	DNL (LSB)	SNR (dB)	THD (dB)	ENOB (bits)	FS (KSps)
<b>Single-ended Mode</b>								
RES = 0	1	12	TBD	TBD	TBD	TBD	TBD	2000
RES = 2	4	13	TBD	TBD	TBD	TBD	TBD	500
RES = 3	16	14	TBD	TBD	TBD	TBD	TBD	125
RES = 4	64	15	TBD	TBD	TBD	TBD	TBD	31.25
RES = 5	256	16	TBD	TBD	TBD	TBD	TBD	7.8125
<b>Differential Mode</b>								
RES = 0	1	12	TBD	TBD	TBD	TBD	TBD	2000
RES = 2	4	13	TBD	TBD	TBD	TBD	TBD	500
RES = 3	16	14	TBD	TBD	TBD	TBD	TBD	125
RES = 4	64	15	TBD	TBD	TBD	TBD	TBD	31.25
RES = 5	256	16	TBD	TBD	TBD	TBD	TBD	7.8125

#### 54.8.7.2 Conditions at 25°C with Gain = 4

- $f_{\text{AFE Clock}} = 40 \text{ MHz}$
- $f_s = 2 \text{ MHz}$ , AFE sampling frequency in Free Run mode
- $V_{\text{REFP}} = 3\text{V}$
- Signal amplitude:  $V_{\text{REFP}}/2$ , signal frequency  $< 100 \text{ Hz}$
- OSR: number of averaged samples

**Table 54-55. AFE Resolution following Digital Averaging (Gain=4)**

Parameter Averaging Resolution RES (AFEC_EMR)	Over Sampling Ratio	Mode (bits)	INL (LSB)	DNL (LSB)	SNR (dB)	THD (dB)	ENOB (Bits)	FS (KSps)
<b>Single-ended Mode</b>								
RES = 0	1	12	TBD	TBD	TBD	TBD	TBD	2000
RES = 2	4	13	TBD	TBD	TBD	TBD	TBD	500
RES = 3	16	14	TBD	TBD	TBD	TBD	TBD	125
RES = 4	64	15	TBD	TBD	TBD	TBD	TBD	31.25
RES = 5	256	16	TBD	TBD	TBD	TBD	TBD	7.8125
<b>Differential Mode</b>								
RES = 0	1	12	TBD	TBD	TBD	TBD	TBD	2000
RES = 2	4	13	TBD	TBD	TBD	TBD	TBD	500
RES = 3	16	14	TBD	TBD	TBD	TBD	TBD	125
RES = 4	64	15	TBD	TBD	TBD	TBD	TBD	31.25
RES = 5	256	16	TBD	TBD	TBD	TBD	TBD	7.8125

## 54.9 Analog Comparator Characteristics

Table 54-56. Analog Comparator Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_R$	Voltage Range	Analog Comparator is supplied by VDDIN	1.62	3.3	3.6	V
$V_{IR}$	Input Voltage Range	–	GND + 0.2	–	$V_{DDIN} - 0.2$	V
$V_{IO}$	Input Offset Voltage	–	–	–	20	mV
$I_{VDDIN}$	Current Consumption (VDDIN)	Low-power option (ISEL = 0) High-speed option (ISEL = 1)	–	–	TBD	$\mu$ A
$V_{HYST}$	Hysteresis	HYST = 0x01 or 0x10 HYST = 0x11	–	15 30	TBD	mV
$t_{sa}$	Settling Time	Overdrive > 100 mV; Low-power option Overdrive > 100 mV; High-speed option	–	–	TBD	$\mu$ s

## 54.10 Temperature Sensor

The temperature sensor is connected to channel 11 of the AFE0.

The temperature sensor provides an output voltage ( $V_{TEMP}$ ) that is proportional to absolute temperature (PTAT).

Improvement of the raw performance of the temperature sensor acquisition can be achieved by performing a single temperature point calibration to remove the initial inaccuracies ( $V_{TEMP}$  and ADC offsets).

Table 54-57. Temperature Sensor Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDIN}$	Supply voltage range	–	1.62	–	3.6	V
$V_{TEMP}$	Output voltage	$T_A = 27^\circ\text{C}$	0.66	0.72	0.76	V
$dV_{TEMP}/dT$	Temperature sensitivity (Slope Voltage versus Temperature)	–	2.16	2.33	2.50	mV/ $^\circ\text{C}$
$dV_{TEMP}/dV$	$V_{TEMP}$ variation with VDDIN	–	–	–	1	mV/V
$t_s$	$V_{TEMP}$ settling time	When $V_{TEMP}$ is sampled by the ADC, the required track-and-hold time to ensure $1^\circ\text{C}$ accurate settling	–	–	1	$\mu$ s
–	Temperature accuracy <sup>(1)</sup>	After offset calibration over $T_J$ range [-40 $^\circ\text{C}$ : +105 $^\circ\text{C}$ ]	–	$\pm 6$	$\pm 8$	%
		After offset calibration over $T_J$ range [0 $^\circ\text{C}$ : +80 $^\circ\text{C}$ ]	–	$\pm 4$	–	%
$t_{START}$	Startup time	–	–	5	20	$\mu$ s
$I_{VDDIN}$	Current consumption	–	–	130	260	$\mu$ A

Note: 1. Does not include ADC offset/gain errors.

## 54.11 12-bit DAC Characteristics

**Table 54-58. Analog Power Supply Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDIN}$	Analog Supply	–	1.6	3.3	3.6	V
$I_{VDDIN}$	Current Consumption	Sleep mode (Clock OFF)	–	10	–	$\mu\text{A}$
		Normal mode with one output on, DACC_ACR.IBCTLCHx = 3 <sup>(1)</sup> $F_S = 1 \text{ MSps}$ , no $R_{LOAD}$ , $V_{DDIN} = 3.3\text{V}$	–	200	600	
		Normal mode with one output on, DACC_ACR.IBCTLCHx = 1 <sup>(1)</sup> $F_S = 500 \text{ KSps}$ , no $R_{LOAD}$ , $V_{DDIN} = 3.3\text{V}$	–	100	300	
		Bypass mode (output buffer off) with one output on, DACC_ACR.IBCTLCHx = 0 <sup>(1)</sup> $F_S = 500 \text{ KSps}$ , no $R_{LOAD}$ , $V_{DDIN} = 3.3\text{V}$	–	10	20	
PSRR	Power Supply Rejection Ratio ( $V_{DDIN}$ )	$V_{DDIN} \pm 10 \text{ mV}$ Up to 10 kHz	–	70	–	dB

Note: 1. Refer to the table below for the configuration of IBCTLHx.

IBCTLCHx	Max. Conversion Rate	$I_{VDDIN}$	Unit
0	Bypass	10	$\mu\text{A}$
1	500 ks/s	100	
2	N/A	N/A	
3	1 Ms/s	200	

**Table 54-59. Voltage Reference<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{VREFP}$	Positive Voltage Reference	Externally decoupled 1 $\mu\text{F}$	1	1.2	$V_{DDIN}$	V
$I_{VREFP}$	DC current on VREFP	–	–	2.5	5	$\mu\text{A}$

Note: 1. VREFP is the positive reference of the AFE. The VREFN pin must be connected to ground.

**Table 54-60. DAC Clock**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{DAC}$	DAC Clock Frequency	–	–	–	12	MHz
$f_S$	Sampling Frequency	–	–	$f_{DAC}/12$	–	MHz

**Table 54-61. Static Performance Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit		
Resolution	–	–	12	–	bit		
Integral Non-linearity (INL)	No $R_{LOAD}$ $C_{LOAD}=50$ pF DACC_ACR.IBCTLCHx =3 $V_{VREFP} = 1.2$ V Best-fit Curl from 0x080 to 0xF7F	$V_{DDIN}$ from 1.6V to 2.5V	–	–	±35	LSB	
		$V_{DDIN}$ from 2.5V to 3.6V	–	±1	±7		
Differential Non-linearity (DNL)	No $R_{LOAD}$ $C_{LOAD}=50$ pF DACC_ACR.IBCTLCHx =3 $V_{VREFP} = 1.2$ V Best-fit Curl from 0x080 to 0xF7F	$V_{DDIN}$ from 1.6V to 2.5V	$T_A$ [-40°C : 105°C]	–	–	±65	LSB
		$V_{DDIN}$ from 2.5V to 3.6V	$T_A = 25$ °C	–	–	±3.5	
			$T_A$ [-40°C : 105°C]	–	–	±5	
Offset Error	No $R_{LOAD}$ $C_{LOAD}=50$ pF DACC_ACR.IBCTLCHx =3 $V_{VREFP} = 1.2$ V Difference between DACx at 0x800 and $V_{VREFP}/2$	$V_{DDIN}$ from 1.6V to 2.5V	–	–	±30	mV	
		$V_{DDIN}$ from 2.5V to 3.6V	–	–	±8		
Offset Temperature Drift	Reference $T_A$	–	±30	–	µV/°C		
Gain Error	No $R_{LOAD}$ $C_{LOAD}=50$ pF DACC_ACR.IBCTLCHx =3 $V_{DDIO} = 3.3$ V $V_{VREFP} = 1.2$ V	-3	-1	–	%FSR		
Gain Temperature Drift	DACC_ACR.IBCTLCHx =3	–	–	5	ppm.FS R/°C		

**Table 54-62. Dynamic Performance Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit
Startup time	From DAC on (CHER.CHx) to DAC ready to convert (CHSR.DACRDYx)	–	–	–	μs
Settling Time Code to Code code (n-1) to code(n) ± 0.5 LSB	$R_{LOAD}=5\text{ KOhm}$ $C_{LOAD}=50\text{ pF}$ DACCR.ACR.IBCTLCHx =11 $F_S = 1\text{ MSps}$	–	0.5	1	μs
Settling Time Full scale 0x000 to 0xFFFF ±0.5 LSB		–	1	2	μs
Slew Rate		1	3	–	V/μs
Signal to Noise and Distortion	Differential mode $V_{DDIN} = 3.3\text{V}$ $F_S = 1\text{ MSps}$ $V_{REFP} = 1.2\text{V}$ DACCR.ACR.IBCTLCHx =11 $F_{IN} = 10\text{ kHz}$ , 0.5Vrms_diff Bandwidth = 20 Hz to 24 kHz	60	70	–	dB

**Table 54-63. Analog Outputs**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{LOAD}$	Output Resistor Load	Output Load Resistor	5	–	–	k $\Omega$
$C_{LOAD}$	Output Capacitor Load	Output Load Capacitor	–	–	50	pF
$V_{DACx\_MIN}$	Minimum Output Voltage on DACx	Code = 0x000 No $R_{LOAD}$ $C_{LOAD}$ =50 pF DACC_ACR.IBCTLCHx =11	–	0.1	0.5	% $V_{VREFP}$
$V_{DACx\_MAX}$	Maximum Output Voltage on DACx	Code = 0xFFFF No $R_{LOAD}$ $C_{LOAD}$ =50 pF DACC_ACR.IBCTLCHx =11	99.5	99.9	–	% $V_{VREFP}$
FSR	Full Scale Range	Code = 0x000 to 0xFFFF No $R_{LOAD}$ $C_{LOAD}$ =50 pF DACC_ACR.IBCTLCHx =11	99	99.8	–	% $V_{VREFP}$
$R_{OUT}$	DAC Output Resistor	$0.3 < V_{DACx} < V_{DDIN} - 0.3V$ DACC_ACR.IBCTLCHx =11 $R_{LOAD}$ =5 KOhm	–	15	–	$\Omega$
		$V_{DACx} > V_{DDIN} - 0.3V$ DACC_ACR.IBCTLCHx =11 $R_{LOAD}$ =5 KOhm	–	550	–	$\Omega$
		$V_{DACx} < 0.3V$ DACC_ACR.IBCTLCHx =11 $R_{LOAD}$ =5 KOhm	–	550	–	$\Omega$
		$V_{DACx} = V_{VREFP}/2$ DACC_ACR.IBCTLCHx = 00 (bypass mode, buffer off) No $R_{LOAD}$	–	300	–	k $\Omega$



## 54.12 Timings for Worst-Case Conditions

The timings are applicable under the conditions in [Table 54-64](#).

**Table 54-64. Worst-case Conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_A$	Operating Temperature	–	-40	–	+105	°C
$V_{DDCORE}$	DC Supply Core	–	1.08	1.2	1.32	V
$V_{DDIO}$	DC Supply I/Os, Backup	–	1.62	3.3	3.6	V
$V_{DDIN}$	DC Supply Voltage regulator, ADC, DAC, ACC	–	1.62	3.3	3.6	V
$V_{DDPLL}$	PLL A and Main Oscillator Supply	–	1.08	1.2	1.32	V
$V_{DDUTMIC}$	DC Supply UDPHS and UPHS UTMI+ Core	–	1.08	1.2	1.32	V
$V_{DDUTMII}$	DC Supply UDPHS and UPHS UTMI+ Interface	–	3.0	3.3	3.6	V
$V_{DDUTMIPLL}$	DC Supply UTMI PLL	–	3.0	3.3	3.6	V

## 54.12.1 AC Characteristics

### 54.12.1.1 Processor Clock Characteristics

**Table 54-65. Master Clock Waveform Parameters**

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPCK</sub> )	Processor Clock Frequency	Worst case	–	250	MHz

### 54.12.1.2 Master Clock Characteristics

**Table 54-66. Master Clock Waveform Parameters**

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPMCK</sub> )	Master Clock Frequency	Worst case	–	125	MHz

### 54.12.1.3 I/O Characteristics

Criteria used to define the maximum frequency of the I/Os:

- Output duty cycle (40%-60%)
- Minimum output swing: 100 mV to V<sub>DDIO</sub> - 100 mV
- Addition of rising and falling time inferior to 75% of the period


**Table 54-67. I/O Characteristics**

Symbol	Parameter	Conditions			Min	Max	Unit	
		Load	V <sub>DDIO</sub>	Drive Level				
FreqMax1	Pin Group 1 <sup>(1)</sup> Maximum output frequency	10 pF	1.62V	Low	–	40	MHz	
				High	–	65		
		25 pF		Low	–	20		
				High	–	33		
		10 pF		2.7V	Low	–		65
					High	–		115
		25 pF			Low	–		28
					High	–		55
PulseminH <sub>1</sub>	Pin Group 1 <sup>(1)</sup> High Level Pulse Width	10 pF	1.62V		High	6.1	9.2	ns
PulseminL <sub>1</sub>	Pin Group 1 <sup>(1)</sup> Low Level Pulse Width	10 pF	1.62V		High	6.1	9.2	ns
FreqMax2	Pin Group 2 <sup>(2)</sup> Maximum output frequency	10 pF	3.0V		High	–	125	MHz
					Low	–	100	
PulseminH <sub>2</sub>	Pin Group 2 <sup>(2)</sup> High Level Pulse Width	10 pF	3.0V	High	3.4	4.1	ns	
PulseminL <sub>2</sub>	Pin Group 2 <sup>(2)</sup> Low Level Pulse Width	10 pF	3.0V	High	3.4	4.1	ns	
FreqMax3	Pin Group 3 <sup>(3)</sup> Maximum output frequency	30 pF	3.0V	High	–	75	MHz	
				Low	–	50		
PulseminH <sub>3</sub>	Pin Group 3 <sup>(3)</sup> High Level Pulse Width	30 pF	3.0V	High	6.0	7.3	ns	
PulseminL <sub>3</sub>	Pin Group 3 <sup>(3)</sup> Low Level Pulse Width	30 pF		High	6.0	7.3	ns	
FreqMax4	Pin Group 4 <sup>(4)</sup> Maximum output frequency	40 pF	2.7V	–	–	51	MHz	
PulseminH <sub>4</sub>	Pin Group 4 <sup>(4)</sup> High Level Pulse Width	40 pF	2.7V	–	7.8	11.2	ns	
PulseminL <sub>4</sub>	Pin Group 4 <sup>(4)</sup> Low Level Pulse Width	40 pF	2.7V	–	7.8	11.2	ns	


- Notes:
1. Pin Group 1 = GPIO, CLOCKL
  2. Pin Group 2 = GPIO\_CLK
  3. Pin Group 3 = GPIO\_AD
  4. Pin Group 4 = GPIO\_MLB

#### 54.12.1.4 QSPI Characteristics

**Figure 54-17. QSPI Master Mode with (CPOL= NCPHA = 0) or (CPOL= NCPHA= 1)**



**Figure 54-18. QSPI Master Mode with (CPOL = 0 and NCPHA=1) or (CPOL=1 and NCPHA= 0)**



#### Maximum QSPI Frequency

The following formulas give maximum QSPI frequency in Master read and write modes.

##### Master Write Mode

The QSPI sends data to a slave device only, e.g. an LCD. The limit is given by QSPI<sub>2</sub> (or QSPI<sub>5</sub>) timing. Since it gives a maximum frequency above the maximum pad speed (see [Section 54.12.1.3 "I/O Characteristics"](#)), the max QSPI frequency is the one from the pad.

##### Master Read Mode

$$f_{SCK}^{max} = \frac{1}{QSPI_0(\text{or } QSPI_3) + t_{VALID}}$$

$t_{VALID}$  is the slave time response to output data after detecting a QSCK edge.

For a non-volatile memory with  $t_{VALID}$  (or  $t_v$ ) = 12 ns,  $f_{SCK}^{max}$  = 67 MHz at  $V_{DDIO}$  = 3.3V.

## QSPI Timings

Timings are given in the following domains:


- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF.

**Table 54-68. QSPI Timings**


Symbol	Parameter	Conditions	Min	Max	Unit
QSPI <sub>0</sub>	QIOx data in to QSCK rising edge (input setup time)	3.3V domain	2.5	–	ns
		1.8V domain	2.9	–	ns
QSPI <sub>1</sub>	QIOx data in to QSCK rising edge (input hold time)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
QSPI <sub>2</sub>	QSCK rising edge to QIOx data out valid	3.3V domain	-1.3	1.9	ns
		1.8V domain	-2.5	3.0	ns
QSPI <sub>3</sub>	QIOx data in to QSCK falling edge (input setup time)	3.3V domain	2.9	–	ns
		1.8V domain	3.2	–	ns
QSPI <sub>4</sub>	QIOx data in to QSCK falling edge(input hold time)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
QSPI <sub>5</sub>	QSCK falling edge to QIOx data out valid	3.3V domain	-1.6	1.8	ns
		1.8V domain	-2.7	3.1	ns

### 54.12.1.5 SPI Characteristics


**Figure 54-19. SPI Master Mode with (CPOL= NCPHA = 0) or (CPOL= NCPHA= 1)**




**Figure 54-20. SPI Master Mode with (CPOL = 0 and NCPHA=1) or (CPOL=1 and NCPHA= 0)**



**Figure 54-21. SPI Slave Mode with (CPOL=0 and NCPHA=1) or (CPOL=1 and NCPHA=0)**



**Figure 54-22. SPI Slave Mode with (CPOL = NCPHA = 0) or (CPOL= NCPHA= 1)**



### Maximum SPI Frequency

The following formulas give maximum SPI frequency in Master read and write modes and in Slave read and write modes.

#### Master Write Mode

The SPI sends data to a slave device only, e.g. an LCD. The limit is given by SPI<sub>2</sub> (or SPI<sub>5</sub>) timing. Since it gives a maximum frequency above the maximum pad speed (see Section 54.12.1.3 “I/O Characteristics”), the max SPI frequency is the one from the pad.

#### Master Read Mode

$$f_{\text{SPCK}}^{\text{max}} = \frac{1}{\text{SPI}_0(\text{or SPI}_3) + t_{\text{valid}}}$$

$t_{\text{valid}}$  is the slave time response to output data after detecting an SPCK edge.

For a non-volatile memory with  $t_{\text{VALID}}$  (or  $t_v$ ) = 12 ns,  $f_{\text{SPCK}}^{\text{max}}$  = 41 MHz at  $V_{\text{DDIO}} = 3.3\text{V}$ .

#### Slave Read Mode

In slave mode, SPCK is the input clock for the SPI. The max SPCK frequency is given by setup and hold timings SPI<sub>7</sub>/SPI<sub>8</sub>(or SPI<sub>10</sub>/SPI<sub>11</sub>). Since this gives a frequency well above the pad limit, the limit in slave read mode is given by SPCK pad.

#### Slave Write Mode

$$f_{\text{SPCK}}^{\text{max}} = \frac{1}{2 \times (\text{SPI}_{6\text{max}}(\text{or SPI}_{9\text{max}}) + t_{\text{setup}})}$$

$t_{\text{setup}}$  is the setup time from the master before sampling data.

## SPI Timings

Timings are given in the following domains:

- 1.8V domain:  $V_{DDIO}$  from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain:  $V_{DDIO}$  from 2.85V to 3.6V, maximum external capacitor = 40 pF

**Table 54-69. SPI Timings**

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>0</sub>	MISO Setup time before SPCK rises (master)	3.3V domain	12.4	–	ns
		1.8V domain	14.6	–	ns
SPI <sub>1</sub>	MISO Hold time after SPCK rises (master)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>2</sub>	SPCK rising to MOSI Delay (master)	3.3V domain	-3.7	2.2	ns
		1.8V domain	-3.8	2.7	ns
SPI <sub>3</sub>	MISO Setup time before SPCK falls (master)	3.3V domain	12.6	–	ns
		1.8V domain	15.13	–	ns
SPI <sub>4</sub>	MISO Hold time after SPCK falls (master)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>5</sub>	SPCK falling to MOSI Delay (master)	3.3V domain	-3.6	2.0	ns
		1.8V domain	-3.3	2.8	ns
SPI <sub>6</sub>	SPCK falling to MISO Delay (slave)	3.3V domain	3.0	11.9	ns
		1.8V domain	3.5	13.9	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises (slave)	3.3V domain	1.2	–	ns
		1.8V domain	1.5	–	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises (slave)	3.3V domain	0.6	–	ns
		1.8V domain	0.8	–	ns
SPI <sub>9</sub>	SPCK rising to MISO Delay (slave)	3.3V domain	3.0	12.0	ns
		1.8V domain	3.4	13.7	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls (slave)	3.3V domain	1.2	–	ns
		1.8V domain	1.5	–	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls (slave)	3.3V domain	0.6	–	ns
		1.8V domain	0.8	–	ns
SPI <sub>12</sub>	NPCS setup to SPCK rising (slave)	3.3V domain	3.9	–	ns
		1.8V domain	4.4	–	ns
SPI <sub>13</sub>	NPCS hold after SPCK falling (slave)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>14</sub>	NPCS setup to SPCK falling (slave)	3.3V domain	4.0	–	ns
		1.8V domain	4.1	–	ns
SPI <sub>15</sub>	NPCS hold after SPCK falling (slave)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns

Note that in SPI master mode, the device does not sample the data (MISO) on the opposite edge where the data clocks out (MOSI), but the same edge is used. See [Figure 54-19](#) and [Figure 54-20](#).

#### 54.12.1.6 HSMCI Timings

The High-speed MultiMedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

#### 54.12.1.7 SDRAM Timings

The SDRAM Controller satisfies the timings of standard SDR-133 and LP-SDR-133 modules. SDR-133 and LP-SDR-133 timings are specified by the JEDEC standard.



### 54.12.1.8 SMC Timings

Timings are given in the following domains:

- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 30 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 50 pF

Timings are given assuming a capacitance load on data, control and address pads.

In the tables that follow,  $t_{CPMCK}$  is MCK period.

#### Read Timings

**Table 54-70. SMC Read Signals - NRD Controlled (READ\_MODE = 1)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>NO HOLD Settings (NRD_HOLD = 0)</b>						
SMC <sub>1</sub>	Data Setup before NRD High	17.2	14.3	–	–	ns
SMC <sub>2</sub>	Data Hold after NRD High	0	0	–	–	ns
<b>HOLD Settings (NRD_HOLD ≠ 0)</b>						
SMC <sub>3</sub>	Data Setup before NRD High	15.2	12.1	–	–	ns
SMC <sub>4</sub>	Data Hold after NRD High	0	0	–	–	ns
<b>HOLD or NO HOLD Settings (NRD_HOLD ≠ 0, NRD_HOLD = 0)</b>						
SMC <sub>5</sub>	A0–A22 Valid before NRD High	$(NRD\_SETUP + NRD\_PULSE) \times t_{CPMCK} - 5.1$	$(NRD\_SETUP + NRD\_PULSE) \times t_{CPMCK} - 4.3$	–	–	ns
SMC <sub>6</sub>	NCS low before NRD High	$(NRD\_SETUP + NRD\_PULSE - NCS\_RD\_SETUP) \times t_{CPMCK} - 3.5$	$(NRD\_SETUP + NRD\_PULSE - NCS\_RD\_SETUP) \times t_{CPMCK} - 2.4$	–	–	ns
SMC <sub>7</sub>	NRD Pulse Width	$NRD\_PULSE \times t_{CPMCK} - 0.7$	$NRD\_PULSE \times t_{CPMCK} - 0.3$	–	–	ns

**Table 54-71. SMC Read Signals - NCS Controlled (READ\_MODE = 0)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>NO HOLD Settings (NCS_RD_HOLD = 0)</b>						
SMC <sub>8</sub>	Data Setup before NCS High	24.9	21.4	–	–	ns
SMC <sub>9</sub>	Data Hold after NCS High	0	0	–	–	ns
<b>HOLD Settings (NCS_RD_HOLD ≠ 0)</b>						
SMC <sub>10</sub>	Data Setup before NCS High	13.4	11.7	–	–	ns
SMC <sub>11</sub>	Data Hold after NCS High	0	0	–	–	ns
<b>HOLD or NO HOLD Settings (NCS_RD_HOLD ≠ 0, NCS_RD_HOLD = 0)</b>						
SMC <sub>12</sub>	A0–A22 valid before NCS High	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE) \times t_{CPMCK} - 4.0$	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE) \times t_{CPMCK} - 3.9$	–	–	ns
SMC <sub>13</sub>	NRD low before NCS High	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE - NRD\_SETUP) \times t_{CPMCK} - 2.8$	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE - NRD\_SETUP) \times t_{CPMCK} - 4.2$	–	–	ns
SMC <sub>14</sub>	NCS Pulse Width	$NCS\_RD\_PULSE \text{ length} \times t_{CPMCK} - 0.9$	$NCS\_RD\_PULSE \text{ length} \times t_{CPMCK} - 0.2$	–	–	ns

## Write Timings

**Table 54-72. SMC Write Signals - NWE Controlled (WRITE\_MODE = 1)**


Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>HOLD or NO HOLD Settings (NWE_HOLD ≠ 0, NWE_HOLD = 0)</b>						
SMC <sub>15</sub>	Data Out Valid before NWE High	$NWE\_PULSE \times t_{CPMCK} - 5.4$	$NWE\_PULSE \times t_{CPMCK} - 4.6$	—	—	ns
SMC <sub>16</sub>	NWE Pulse Width	$NWE\_PULSE \times t_{CPMCK} - 0.7$	$NWE\_PULSE \times t_{CPMCK} - 0.3$	—	—	ns
SMC <sub>17</sub>	A0–A22 valid before NWE low	$NWE\_SETUP \times t_{CPMCK} - 4.9$	$NWE\_SETUP \times t_{CPMCK} - 4.2$	—	—	ns
SMC <sub>18</sub>	NCS low before NWE high	$(NWE\_SETUP - NCS\_RD\_SETUP + NWE\_PULSE) \times t_{CPMCK} - 3.2$	$(NWE\_SETUP - NCS\_RD\_SETUP + NWE\_PULSE) \times t_{CPMCK} - 2.2$	—	—	ns
<b>HOLD Settings (NWE_HOLD ≠ 0)</b>						
SMC <sub>19</sub>	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25 change	$NWE\_HOLD \times t_{CPMCK} - 4.6$	$NWE\_HOLD \times t_{CPMCK} - 3.9$	—	—	ns
SMC <sub>20</sub>	NWE High to NCS Inactive <sup>(1)</sup>	$(NWE\_HOLD - NCS\_WR\_HOLD) \times t_{CPMCK} - 3.9$	$(NWE\_HOLD - NCS\_WR\_HOLD) \times t_{CPMCK} - 3.6$	—	—	ns
<b>NO HOLD Settings (NWE_HOLD = 0)</b>						
SMC <sub>21</sub>	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25, NCS change <sup>(1)</sup>	2.1	1.5	—	—	ns

Notes: 1. Hold length = total cycle duration - setup duration - pulse duration. “hold length” is for “NCS\_WR\_HOLD length” or “NWE\_HOLD length”


**Table 54-73. SMC Write NCS Controlled (WRITE\_MODE = 0)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
SMC <sub>22</sub>	Data Out Valid before NCS High	$NCS\_WR\_PULSE \times t_{CPMCK} - 2.8$	$NCS\_WR\_PULSE \times t_{CPMCK} - 3.9$	—	—	ns
SMC <sub>23</sub>	NCS Pulse Width	$NCS\_WR\_PULSE \times t_{CPMCK} - 0.9$	$NCS\_WR\_PULSE \times t_{CPMCK} - 0.2$	—	—	ns
SMC <sub>24</sub>	A0–A22 valid before NCS low	$NCS\_WR\_SETUP \times t_{CPMCK} - 4.0$	$NCS\_WR\_SETUP \times t_{CPMCK} - 4.6$	—	—	ns
SMC <sub>25</sub>	NWE low before NCS high	$(NCS\_WR\_SETUP - NWE\_SETUP + NCS\ pulse) \times t_{CPMCK} - 4.6$	$(NCS\_WR\_SETUP - NWE\_SETUP + NCS\ pulse) \times t_{CPMCK} - 4.6$	—	—	ns
SMC <sub>26</sub>	NCS High to Data Out, A0–A25, change	$NCS\_WR\_HOLD \times t_{CPMCK} - 4.4$	$NCS\_WR\_HOLD \times t_{CPMCK} - 3.4$	—	—	ns
SMC <sub>27</sub>	NCS High to NWE Inactive	$(NCS\_WR\_HOLD - NWE\_HOLD) \times t_{CPMCK} - 2.8$	$(NCS\_WR\_HOLD - NWE\_HOLD) \times t_{CPMCK} - 2.4$	—	—	ns

**Figure 54-23. SMC Timings - NCS Controlled Read and Write**




**Figure 54-24. SMC Timings - NRD Controlled Read and NWE Controlled Write**



### 54.12.1.9 USART in SPI Mode Timings

**Figure 54-25. USART SPI Master Mode**



**Figure 54-26. USART SPI Slave Mode (Mode 1 or 2)**





Figure 54-27. USART SPI Slave Mode (Mode 0 or 3)



## USART SPI Timings

Timings are given in the following domains:

- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF

**Table 54-74. USART SPI Timings**

Symbol	Parameter	Conditions	Min	Max	Unit
<b>Master Mode</b>					
SPI <sub>0</sub>	SCK Period	1.8V domain 3.3V domain	MCK/6	–	ns
SPI <sub>1</sub>	Input Data Setup Time	1.8V domain 3.3V domain	2.8 2.5	–	ns
SPI <sub>2</sub>	Input Data Hold Time	1.8V domain 3.3V domain	0.5 0.2	–	ns
SPI <sub>3</sub>	Chip Select Active to Serial Clock	1.8V domain 3.3V domain	-1.1 -0.9	–	ns
SPI <sub>4</sub>	Output Data Setup Time	1.8V domain 3.3V domain	-1.9 -1.9	10.9 TBD	ns
SPI <sub>5</sub>	Serial Clock to Chip Select Inactive	1.8V domain 3.3V domain	-2.4 -2.4	TBD TBD	ns
<b>Slave Mode</b>					
SPI <sub>6</sub>	SCK falling to MISO	1.8V domain 3.3V domain	3.6 2.9	16.8 13.9	ns
SPI <sub>7</sub>	MOSI Setup time before SCK rises	1.8V domain 3.3V domain	2.4 2.0	–	ns
SPI <sub>8</sub>	MOSI Hold time after SCK rises	1.8V domain 3.3V domain	0.4 0.2	–	ns
SPI <sub>9</sub>	SCK rising to MISO	1.8V domain 3.3V domain	3.5 3.0	16.2 13.5	ns
SPI <sub>10</sub>	MOSI Setup time before SCK falls	1.8V domain 3.3V domain	2.2 2.1	–	ns
SPI <sub>11</sub>	MOSI Hold time after SCK falls	1.8V domain 3.3V domain	0.6 0.4	–	ns
SPI <sub>12</sub>	NPCS0 setup to SCK rising	1.8V domain 3.3V domain	1.6 0.6	–	ns
SPI <sub>13</sub>	NPCS0 hold after SCK falling	1.8V domain 3.3V domain	1.1 0.6	–	ns
SPI <sub>14</sub>	NPCS0 setup to SCK falling	1.8V domain 3.3V domain	1.3 0.6	–	ns
SPI <sub>15</sub>	NPCS0 hold after SCK rising	1.8V domain 3.3V domain	0.9 0.7	–	ns

### 54.12.1.10 Two-wire Serial Interface Characteristics

Table 54-75 describes the requirements for devices connected to the Two-wire Serial Bus.


For timing symbols, refer to Figure 54-28.

**Table 54-75. Two-wire Serial Bus Requirements**

Symbol	Parameter	Condition	Min	Max	Unit
$V_{IL}$	Low-level Input Voltage	–	-0.3	$0.3 V_{DDIO}$	V
$V_{IH}$	High-level Input Voltage	–	$0.7 \times V_{DDIO}$	$V_{CC} + 0.3$	V
$V_{HYST}$	Hysteresis of Schmitt Trigger Inputs	–	0.150	–	V
$V_{OL}$	Low-level Output Voltage	3 mA sink current	–	0.4	V
$t_R$	Rise Time for both TWD and TWCK		$20 + 0.1C_b^{(1)(2)}$	300	ns
$t_{OF}$	Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$	$10 \text{ pF} < C_b < 400 \text{ pF}$ Figure 54-28	$20 + 0.1C_b^{(1)(2)}$	250	ns
$C_i^{(1)}$	Capacitance for each I/O Pin	–	–	10	pF
$f_{TWCK}$	TWCK Clock Frequency	–	0	400	kHz
$R_P$	Value of Pull-up resistor	$f_{TWCK} \leq 100 \text{ kHz}$	$(V_{DDIO} - 0.4V) \div 3mA$	$1000ns \div C_b$	$\Omega$
		$f_{TWCK} > 100 \text{ kHz}$		$300ns \div C_b$	$\Omega$
$t_{LOW}$	Low Period of the TWCK clock	$f_{TWCK} \leq 100 \text{ kHz}$	(3)	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	(3)	–	$\mu s$
$t_{HIGH}$	High period of the TWCK clock	$f_{TWCK} \leq 100 \text{ kHz}$	(4)	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	(4)	–	$\mu s$
$t_{HD;STA}$	Hold Time (repeated) START Condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{SU;STA}$	Set-up time for a repeated START condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{HD;DAT}$	Data hold time	$f_{TWCK} \leq 100 \text{ kHz}$	0	$3 \times t_{CPMCK}^{(5)}$	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	0	$3 \times t_{CPMCK}^{(5)}$	$\mu s$
$t_{SU;DAT}$	Data setup time	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{LOW} - 3 \times t_{CPMCK}^{(5)}$	–	ns
		$f_{TWCK} > 100 \text{ kHz}$	$t_{LOW} - 3 \times t_{CPMCK}^{(5)}$	–	ns
$t_{SU;STO}$	Setup time for STOP condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{HD;STA}$	Hold Time (repeated) START Condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$

- Notes:
1. Required only for  $f_{TWCK} > 100 \text{ kHz}$ .
  2.  $C_b$  = capacitance of one bus line in pF. Per I<sup>2</sup>C standard,  $C_b$  max = 400pF.
  3. The TWCK low period is defined as follows:  $t_{LOW} = ((CLDIV \times 2^{CKDIV}) + 4) \times t_{MCK}$
  4. The TWCK high period is defined as follows:  $t_{HIGH} = ((CHDIV \times 2^{CKDIV}) + 4) \times t_{MCK}$
  5.  $t_{CPMCK}$  = MCK bus period

Figure 54-28. Two-wire Serial Bus Timing





## 54.12.1.11 GMAC Characteristics

### Timing Conditions

**Table 54-76. Load Capacitance on Data, Clock Pads**

Supply	$C_L$	
	Max	Min
3.3V	20 pF	0 pF

### Timing Constraints


The GMAC must be constrained so as to satisfy the timings of standards given in [Table 54-77](#) and [Table 54-78](#), in MAX corner.

**Table 54-77. GMAC Signals Relative to GMDC**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>1</sub>	Setup for GMDIO from GMDC rising	10	–	ns
GMAC <sub>2</sub>	Hold for GMDIO from GMDC rising	10	–	
GMAC <sub>3</sub>	GMDIO toggling from GMDC falling	0 <sup>(1)</sup>	10 <sup>(1)</sup>	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. [Figure 54-54](#) illustrates min and max accesses for GMAC<sub>3</sub>.

**Figure 54-29. Min and Max Access Time of GMAC Output Signals**




## MII Mode

**Table 54-78. GMAC MII Mode Timings**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>4</sub>	Setup for GCOL from GTXCK rising	10	–	ns
GMAC <sub>5</sub>	Hold for GCOL from GTXCK rising	10	–	
GMAC <sub>6</sub>	Setup for GCRS from GTXCK rising	10	–	
GMAC <sub>7</sub>	Hold for GCRS from GTXCK rising	10	–	
GMAC <sub>8</sub>	GTXER toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>9</sub>	GTXEN toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>10</sub>	GTX toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>11</sub>	Setup for GRX from GRXCK	10	–	
GMAC <sub>12</sub>	Hold for GRX from GRXCK	10	–	
GMAC <sub>13</sub>	Setup for GRXER from GRXCK	10	–	
GMAC <sub>14</sub>	Hold for GRXER from GRXCK	10	–	
GMAC <sub>15</sub>	Setup for GRXDV from GRXCK	10	–	
GMAC <sub>16</sub>	Hold for GRXDV from GRXCK	10	–	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. [Figure 54-29](#) illustrates min and max accesses for GMAC<sub>3</sub>.

Figure 54-30. GMAC MII Mode Signals




## RMII Mode

**Table 54-79. GMAC RMII Mode Timings**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>21</sub>	ETXEN toggling from EREFCK rising	2 <sup>(1)</sup>	16 <sup>(1)</sup>	ns
GMAC <sub>22</sub>	ETX toggling from EREFCK rising	2 <sup>(1)</sup>	16 <sup>(1)</sup>	
GMAC <sub>23</sub>	Setup for ERX from EREFCK rising	4	–	
GMAC <sub>24</sub>	Hold for ERX from EREFCK rising	2	–	
GMAC <sub>25</sub>	Setup for ERXER from EREFCK rising	4	–	
GMAC <sub>26</sub>	Hold for ERXER from EREFCK rising	2	–	
GMAC <sub>27</sub>	Setup for ECRSDV from EREFCK rising	4	–	
GMAC <sub>28</sub>	Hold for ECRSDV from EREFCK rising	2	–	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. Figure 54-29 illustrates min and max accesses for GMAC<sub>3</sub>.

**Figure 54-31. GMAC RMII Mode Signals**



## 54.12.1.12 SSC Timings

### Timing Conditions


Timings are given assuming the load capacitance in [Table 54-80](#).

**Table 54-80. Load Capacitance**


Supply	C <sub>L</sub> Max
3.3V	30 pF
1.8V	20 pF

### Timing Extraction


**Figure 54-32. SSC Transmitter, TK and TF in Output**




**Figure 54-33. SSC Transmitter, TK in Input and TF in Output**




**Figure 54-34. SSC Transmitter, TK in Output and TF in Input**




**Figure 54-35. SSC Transmitter, TK and TF in Input**




**Figure 54-36. SSC Receiver RK and RF in Input**




**Figure 54-37. SSC Receiver, RK in Input and RF in Output**



**Figure 54-38. SSC Receiver, RK and RF in Output**



**Figure 54-39. SSC Receiver, RK in Output and RF in Input**



**Table 54-81. SSC Timings with 3.3V Peripheral Supply**

Symbol	Parameter	Condition	Min	Max	Unit
Transmitter					
SSC <sub>0</sub>	TK edge to TF/TD (TK output, TF output)	–	-3.9 <sup>(1)</sup>	4.0 <sup>(1)</sup>	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	–	3.1 <sup>(1)</sup>	12.7 <sup>(1)</sup>	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	–	13.6	–	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	–	0	–	ns
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	–	-3.9 <sup>(1)</sup>	3.0 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	$-3.9 + (2 \times t_{CPMCK})^{(1)}$	$3.0 + (2 \times t_{CPMCK})^{(1)}$	
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	–	0	–	ns
SSC <sub>6</sub>	TF hold time after TK edge (TK input)	–	$t_{CPMCK}$	–	ns
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	–	3.1 <sup>(1)</sup>	11.8 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	$3.1 + (3 \times t_{CPMCK})^{(1)}$	$11.8 + (3 \times t_{CPMCK})^{(1)}$	
Receiver					
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	–	0	–	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	–	$t_{CPMCK}$	–	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	–	2.9 <sup>(1)</sup>	9.2 <sup>(1)</sup>	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	–	$10.1 - t_{CPMCK}$	–	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	–	$t_{CPMCK} - 2.8$	–	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	–	-2.1 <sup>(1)</sup>	1.9 <sup>(1)</sup>	ns

Note: 1. For output signals (TF, TD, RF), min and max access times are defined. The min access time is the time between the TK (or RK) edge and the signal change. The max access timing is the time between the TK edge and the signal stabilization. [Figure 54-40](#) illustrates min and max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.




**Table 54-82. SSC Timings with 1.8V Peripheral Supply**

Symbol	Parameter	Condition	Min	Max	Unit
Transmitter					
SSC <sub>0</sub>	TK edge to TF/TD (TK output, TF output)	–	-5.7 <sup>(1)</sup>	5.3 <sup>(1)</sup>	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	–	3.6 <sup>(1)</sup>	16.8 <sup>(1)</sup>	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	–	17.3	–	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	–	0	–	ns
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	–	-5.7 <sup>(1)</sup>	3.1 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	-5.7 + (2 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	3.1 + (2 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	–	0	–	ns
SSC <sub>6</sub>	TF hold time after TK edge (TK input)	–	t <sub>CPMCK</sub>	–	ns
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	–	3.6 <sup>(1)</sup>	14.7 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	3.6 + (3 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	14.7 + (3 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	
Receiver					
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	–	0	–	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	–	t <sub>CPMCK</sub>	–	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	–	3.5 <sup>(1)</sup>	12.1 <sup>(1)</sup>	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	–	13.5 - t <sub>CPMCK</sub>	–	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	–	t <sub>CPMCK</sub> - 2.9	–	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	–	-2.8 <sup>(1)</sup>	2.6 <sup>(1)</sup>	ns

Note: 1. For output signals (TF, TD, RF), min and max access times are defined. The min access time is the time between the TK (or RK) edge and the signal change. The max access timing is the time between the TK edge and the signal stabilization. Figure 54-40 illustrates min and max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.

**Figure 54-40. Min and Max Access Time of Output Signals**



### 54.12.1.13 ISI Timings

#### Timing Conditions

Timings are given assuming the load capacitance in [Table 54-83](#).

**Table 54-83. Load Capacitance**

Supply	C <sub>L</sub> Max
3.3V	30 pF
1.8V	20 pF

#### Timing Extraction


**Table 54-84. ISI Timings with Peripheral Supply 3.3V**

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.5	–	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	-1.2	–	ns
ISI <sub>3</sub>	PIXCLK frequency	–	75	MHz

**Table 54-85. ISI Timings with Peripheral Supply 1.8V**

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.8	–	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	-1.4	–	ns
ISI <sub>3</sub>	PIXCLK frequency	–	75	MHz

**Figure 54-41. ISI Timing Diagram**



## 54.12.2 Embedded Flash Characteristics

**Table 54-86. AC Flash Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit
Program Cycle Time	Erase Page Mode	–	10	50	ms
	Erase Block Mode (by 9 Kbytes)	–	80	200	ms
	Erase Sector Mode	–	800	1500	ms
Full Chip Erase	2 Mbytes	–	13	24	s
Data Retention	At T <sub>A</sub> =85°C, after 10K cycles <sup>(1)</sup>	10	–	–	years
	At T <sub>A</sub> =85°C, after 1K cycles <sup>(1)</sup>	20	–	–	years
	At T <sub>A</sub> =105°C, after 1K cycles <sup>(1)</sup>	TBD	–	–	years
Endurance	Write/Erase cycles per page, block or sector at 105°C	10k	–	–	cycles

Note: 1. Cycling over full temperature range.

Maximum operating frequencies are given in [Table 54-87](#), but are limited by the Embedded Flash access time when the processor is fetching code out of it. These tables provide the device maximum operating frequency defined by the field FWS of the EEFC\_FMR register. This field defines the number of wait states required to access the Embedded Flash Memory.

**Table 54-87. Embedded Flash Wait State at 105°C**

FWS	Read Operations	Maximum Operating Frequency (MHz)	
		VDDIO 1.62V	VDDIO 2.7V
0	1 cycle	23	26
1	2 cycles	46	53
2	3 cycles	69	80
3	4 cycles	92	107
4	5 cycles	115	125
5	6 cycles	125	–

## 54.13 Timings for STH Conditions

The timings are applicable under the conditions in [Table 54-88](#).

**Table 54-88. STH Timings Conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDCORE</sub>	DC Supply Core	–	1.2	–	1.32	V

### 54.13.1 AC Characteristics

#### 54.13.1.1 Processor Clock Characteristics

**Table 54-89. Master Clock Waveform Parameters**

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPCK</sub> )	Processor Clock Frequency	V <sub>DDCORE</sub> > 1.2V	–	300	MHz

#### 54.13.1.2 Master Clock Characteristics

**Table 54-90. Master Clock Waveform Parameters**

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPMCK</sub> )	Master Clock Frequency	V <sub>DDCORE</sub> > 1.2V	–	150	MHz

### 54.13.1.3 I/O Characteristics

Criteria used to define the maximum frequency of the I/Os:

- Output duty cycle (40%-60%)
- Minimum output swing: 100 mV to VDDIO - 100 mV
- Addition of rising and falling time inferior to 75% of the period.

**Table 54-91. I/O Characteristics**

Symbol	Parameter	Conditions			Min	Max	Unit	
		Load	V <sub>DDIO</sub>	Drive Level				
FreqMax1	Pin Group 1 <sup>(1)</sup> Maximum output frequency	10 pF	1.62V	Low	–	40	MHz	
				High	–	65		
		25 pF		Low	–	20		
				High	–	33		
		10 pF		2.7V	Low	–	65	
					High	–	115	
		25 pF			Low	–	28	
					High	–	55	
PulseminH <sub>1</sub>	Pin Group 1 <sup>(1)</sup> High Level Pulse Width	10 pF	1.62V		High	6.1	9.2	ns
PulseminL <sub>1</sub>	Pin Group 1 <sup>(1)</sup> Low Level Pulse Width	10 pF	1.62V		High	6.1	9.2	ns
FreqMax2	Pin Group 2 <sup>(2)</sup> Maximum output frequency	10 pF	3.0V		High	–	150	MHz
PulseminH <sub>2</sub>	Pin Group 2 <sup>(2)</sup> High Level Pulse Width	10 pF	3.0V		High	3.0	3.6	ns
PulseminL <sub>2</sub>	Pin Group 2 <sup>(2)</sup> Low Level Pulse Width	10 pF	3.0V	High	3.0	3.6	ns	
FreqMax3	Pin Group 3 <sup>(3)</sup> Maximum output frequency	30 pF	3.0V	High	–	85	MHz	
PulseminH <sub>3</sub>	Pin Group 3 <sup>(3)</sup> High Level Pulse Width	30 pF	3.0V	High	5.3	6.5	ns	
PulseminL <sub>3</sub>	Pin Group 3 <sup>(3)</sup> Low Level Pulse Width	30 pF	3.0V	High	5.3	6.5	ns	
FreqMax4	Pin Group 4 <sup>(4)</sup> Maximum output frequency	40 pF	2.7V	–	–	58	MHz	
PulseminH <sub>4</sub>	Pin Group 4 <sup>(4)</sup> High Level Pulse Width	40 pF	2.7V	–	6.9	9.9	ns	
PulseminL <sub>4</sub>	Pin Group 4 <sup>(4)</sup> Low Level Pulse Width	40 pF	2.7V	–	6.9	9.9	ns	

Notes: 1. Pin Group 1 = GPIO, CLOCK


2. Pin Group 2 = GPIO\_CLK

3. Pin Group 3 = GPIO\_AD


4. Pin Group 4 = GPIO\_MLB

#### 54.13.1.4 QSPI Characteristics

**Figure 54-42. QSPI Master Mode with (CPOL= NCPHA = 0) or (CPOL= NCPHA= 1)**



**Figure 54-43. QSPI Master Mode with (CPOL = 0 and NCPHA=1) or (CPOL=1 and NCPHA= 0)**



## Maximum QSPI Frequency

The following formulas give maximum QSPI frequency in Master read and write modes.

### Master Write Mode

The QSPI sends data to a slave device only, e.g. an LCD. The limit is given by QSPI<sub>2</sub> (or QSPI<sub>5</sub>) timing. Since it gives a maximum frequency above the maximum pad speed (see [Section 54.12.1.3 "I/O Characteristics"](#)), the max QSPI frequency is the one from the pad.

### Master Read Mode

$$f_{\text{SPCK}}^{\text{max}} = \frac{1}{\text{QSPI}_0(\text{or } \text{QSPI}_3) + t_{\text{valid}}}$$

$t_{\text{valid}}$  is the slave time response to output data after detecting a QSCK edge.

For a non-volatile memory with  $t_{\text{valid}}$  (or  $t_v$ ) = 12 ns,  $f_{\text{SCK}}^{\text{max}} = 69$  MHz at  $V_{\text{DDIO}} = 3.3\text{V}$ .

## QSPI Timings

Timings are given in the following domains:


- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF

**Table 54-92. QSPI Timings**


Symbol	Parameter	Conditions	Min	Max	Unit
QSPI <sub>0</sub>	QIOx data in to QSCK rising edge (input setup time)	3.3V domain	2.1	–	ns
		1.8V domain	2.9	–	ns
QSPI <sub>1</sub>	QIOx data in to QSCK rising edge (input hold time)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
QSPI <sub>2</sub>	QSCK rising edge to QIOx data out valid	3.3V domain	-1.3	1.7	ns
		1.8V domain	-2.5	2.9	ns
QSPI <sub>3</sub>	QIOx data in to QSCK falling edge (input setup time)	3.3V domain	2.5	–	ns
		1.8V domain	2.9	–	ns
QSPI <sub>4</sub>	QIOx data in to QSCK falling edge(input hold time)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
QSPI <sub>5</sub>	QSCK falling edge to QIOx data out valid	3.3V domain	-1.5	1.7	ns
		1.8V domain	-2.4	3.0	ns

### 54.13.1.5 SPI Characteristics


**Figure 54-44. SPI Master Mode with (CPOL= NCPHA = 0) or (CPOL= NCPHA= 1)**



**Figure 54-45. SPI Master Mode with (CPOL = 0 and NCPHA=1) or (CPOL=1 and NCPHA= 0)**




**Figure 54-46. SPI Slave Mode with (CPOL=0 and NCPHA=1) or (CPOL=1 and NCPHA=0)**





**Figure 54-47. SPI Slave Mode with (CPOL = NCPHA = 0) or (CPOL= NCPHA= 1)**



### Maximum SPI Frequency

The following formulas give maximum SPI frequency in Master read and write modes and in Slave read and write modes.

#### Master Write Mode

The SPI sends data to a slave device only, e.g. an LCD. The limit is given by SPI<sub>2</sub> (or SPI<sub>5</sub>) timing. Since it gives a maximum frequency above the maximum pad speed (see Section 54.12.1.3 “I/O Characteristics”), the max SPI frequency is the one from the pad.

#### Master Read Mode

$$f_{\text{SPCK}}^{\text{max}} = \frac{1}{\text{SPI}_0(\text{or SPI}_3) + t_{\text{valid}}}$$

$t_{\text{valid}}$  is the slave time response to output data after detecting an SPCK edge.

For a non-volatile memory with  $t_{\text{valid}}$  (or  $t_v$ ) = 12 ns,  $f_{\text{SPCK}}^{\text{max}} = 44$  MHz at  $V_{\text{DDIO}} = 3.3\text{V}$ .

#### Slave Read Mode

In slave mode, SPCK is the input clock for the SPI. The max SPCK frequency is given by setup and hold timings SPI<sub>7</sub>/SPI<sub>8</sub>(or SPI<sub>10</sub>/SPI<sub>11</sub>). Since this gives a frequency well above the pad limit, the limit in slave read mode is given by SPCK pad.

#### Slave Write Mode

$$f_{\text{SPCK}}^{\text{max}} = \frac{1}{2 \times (\text{SPI}_{6\text{max}}(\text{or SPI}_{9\text{max}}) + t_{\text{setup}})}$$

$t_{\text{setup}}$  is the setup time from the master before sampling data.

## SPI Timings

Timings are given in the following domains:

- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF.

**Table 54-93. SPI Timings**

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>0</sub>	MISO Setup time before SPCK rises (master)	3.3V domain	10.8	–	ns
		1.8V domain	12.6	–	ns
SPI <sub>1</sub>	MISO Hold time after SPCK rises (master)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>2</sub>	SPCK rising to MOSI Delay (master)	3.3V domain	-3.4	2.1	ns
		1.8V domain	-3.6	2.6	ns
SPI <sub>3</sub>	MISO Setup time before SPCK falls (master)	3.3V domain	11.0	–	ns
		1.8V domain	13.2	–	ns
SPI <sub>4</sub>	MISO Hold time after SPCK falls (master)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>5</sub>	SPCK falling to MOSI Delay (master)	3.3V domain	-3.2	2.0	ns
		1.8V domain	-3.0	2.8	ns
SPI <sub>6</sub>	SPCK falling to MISO Delay (slave)	3.3V domain	3.0	10.6	ns
		1.8V domain	3.5	12.9	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises (slave)	3.3V domain	0.9	–	ns
		1.8V domain	1.6	–	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises (slave)	3.3V domain	0.6	–	ns
		1.8V domain	1.2	–	ns
SPI <sub>9</sub>	SPCK rising to MISO Delay (slave)	3.3V domain	3.0	10.6	ns
		1.8V domain	3.4	12.5	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls (slave)	3.3V domain	0.9	–	ns
		1.8V domain	1.6	–	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls (slave)	3.3V domain	0.6	–	ns
		1.8V domain	1.2	–	ns
SPI <sub>12</sub>	NPCS setup to SPCK rising (slave)	3.3V domain	3.2	–	ns
		1.8V domain	3.4	–	ns
SPI <sub>13</sub>	NPCS hold after SPCK falling (slave)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns
SPI <sub>14</sub>	NPCS setup to SPCK falling (slave)	3.3V domain	3.2	–	ns
		1.8V domain	3.0	–	ns
SPI <sub>15</sub>	NPCS hold after SPCK falling (slave)	3.3V domain	0	–	ns
		1.8V domain	0	–	ns

Note that in SPI Master mode, data (MISO) is not sampled on the opposite edge where the data clocks out (MOSI), but the same edge is used. See [Figure 54-19](#) and [Figure 54-20](#).

#### 54.13.1.6 HSMCI Timings

The High Speed MultiMedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

#### 54.13.1.7 SDRAM Timings

The SDRAM Controller satisfies the timings of standard SDR-133 and LP-SDR-133 modules. SDR-133 and LP-SDR-133 timings are specified by the JEDEC standard.

### 54.13.1.8 SMC Timings

Timings are given in the following domains:

- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 30 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 50 pF

Timings are given assuming a load capacitance on data, control and address pads:

In the tables that follow,  $t_{CPMCK}$  is MCK period.

#### Read Timings

**Table 54-94. SMC Read Signals - NRD Controlled (READ\_MODE = 1)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>NO HOLD Settings (NRD_HOLD = 0)</b>						
SMC <sub>1</sub>	Data Setup before NRD High	15.7	12.5	—	—	ns
SMC <sub>2</sub>	Data Hold after NRD High	0	0	—	—	ns
<b>HOLD Settings (NRD_HOLD ≠ 0)</b>						
SMC <sub>3</sub>	Data Setup before NRD High	14.0	10.7	—	—	ns
SMC <sub>4</sub>	Data Hold after NRD High	0	0	—	—	ns
<b>HOLD or NO HOLD Settings (NRD_HOLD ≠ 0, NRD_HOLD = 0)</b>						
SMC <sub>5</sub>	A0–A22 Valid before NRD High	$(NRD\_SETUP + NRD\_PULSE) \times t_{CPMCK} - 4.9$	$(NRD\_SETUP + NRD\_PULSE) \times t_{CPMCK} - 4.1$	—	—	ns
SMC <sub>6</sub>	NCS low before NRD High	$(NRD\_SETUP + NRD\_PULSE - NCS\_RD\_SETUP) \times t_{CPMCK} - 3.5$	$(NRD\_SETUP + NRD\_PULSE - NCS\_RD\_SETUP) \times t_{CPMCK} - 2.6$	—	—	ns
SMC <sub>7</sub>	NRD Pulse Width	$NRD\_PULSE \times t_{CPMCK} - 0.8$	$NRD\_PULSE \times t_{CPMCK} - 0.3$	—	—	ns

**Table 54-95. SMC Read Signals - NCS Controlled (READ\_MODE = 0)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>NO HOLD Settings (NCS_RD_HOLD = 0)</b>						
SMC <sub>8</sub>	Data Setup before NCS High	24.5	19.5	—	—	ns
SMC <sub>9</sub>	Data Hold after NCS High	0	0	—	—	ns
<b>HOLD Settings (NCS_RD_HOLD ≠ 0)</b>						
SMC <sub>10</sub>	Data Setup before NCS High	15.3	10.1	—	—	ns
SMC <sub>11</sub>	Data Hold after NCS High	0	0	—	—	ns
<b>HOLD or NO HOLD Settings (NCS_RD_HOLD ≠ 0, NCS_RD_HOLD = 0)</b>						
SMC <sub>12</sub>	A0–A22 valid before NCS High	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE) \times t_{CPMCK} - 6.8$	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE) \times t_{CPMCK} - 3.8$	—	—	ns
SMC <sub>13</sub>	NRD low before NCS High	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE - NRD\_SETUP) \times t_{CPMCK} - 7.1$	$(NCS\_RD\_SETUP + NCS\_RD\_PULSE - NRD\_SETUP) \times t_{CPMCK} - 4.1$	—	—	ns
SMC <sub>14</sub>	NCS Pulse Width	$NCS\_RD\_PULSE \text{ length} \times t_{CPMCK} - 1.1$	$NCS\_RD\_PULSE \text{ length} \times t_{CPMCK} - 0.3$	—	—	ns

## Write Timings

**Table 54-96. SMC Write Signals - NWE Controlled (WRITE\_MODE = 1)**


Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
<b>HOLD or NO HOLD Settings (NWE_HOLD ≠ 0, NWE_HOLD = 0)</b>						
SMC <sub>15</sub>	Data Out Valid before NWE High	$NWE\_PULSE \times t_{CPMCK} - 5.0$	$NWE\_PULSE \times t_{CPMCK} - 4.2$	—	—	ns
SMC <sub>16</sub>	NWE Pulse Width	$NWE\_PULSE \times t_{CPMCK} - 0.8$	$NWE\_PULSE \times t_{CPMCK} - 0.4$	—	—	ns
SMC <sub>17</sub>	A0–A22 valid before NWE low	$NWE\_SETUP \times t_{CPMCK} - 4.6$	$NWE\_SETUP \times t_{CPMCK} - 3.9$	—	—	ns
SMC <sub>18</sub>	NCS low before NWE high	$(NWE\_SETUP - NCS\_RD\_SETUP + NWE\_PULSE) \times t_{CPMCK} - 3.3$	$(NWE\_SETUP - NCS\_RD\_SETUP + NWE\_PULSE) \times t_{CPMCK} - 2.4$	—	—	ns
<b>HOLD Settings (NWE_HOLD ≠ 0)</b>						
SMC <sub>19</sub>	NWE High to Data OUT, NBS0/A0, NBS1, NBS2/A1, NBS3, A2–A25 change	$NWE\_HOLD \times t_{CPMCK} - 4.4$	$NWE\_HOLD \times t_{CPMCK} - 3.8$	—	—	ns
SMC <sub>20</sub>	NWE High to NCS Inactive <sup>(1)</sup>	$(NWE\_HOLD - NCS\_WR\_HOLD) \times t_{CPMCK} - 3.8$	$(NWE\_HOLD - NCS\_WR\_HOLD) \times t_{CPMCK} - 3.5$	—	—	ns
<b>NO HOLD Settings (NWE_HOLD = 0)</b>						
SMC <sub>21</sub>	NWE High to Data OUT, NBS0/A0, NBS1, NBS2/A1, NBS3, A2–A25, NCS change <sup>(1)</sup>	2.1	1.5	—	—	ns

Notes: 1. Hold length = total cycle duration - setup duration - pulse duration. “hold length” is for “NCS\_WR\_HOLD length” or “NWE\_HOLD length”.


**Table 54-97. SMC Write NCS Controlled (WRITE\_MODE = 0)**

Symbol	VDDIO Supply	1.8V Domain	3.3V Domain	1.8V Domain	3.3V Domain	Unit
	Parameter	Min		Max		
SMC <sub>22</sub>	Data Out Valid before NCS High	$NCS\_WR\_PULSE \times t_{CPMCK} - 6.8$	$NCS\_WR\_PULSE \times t_{CPMCK} - 3.8$	—	—	ns
SMC <sub>23</sub>	NCS Pulse Width	$NCS\_WR\_PULSE \times t_{CPMCK} - 1.1$	$NCS\_WR\_PULSE \times t_{CPMCK} - 0.3$	—	—	ns
SMC <sub>24</sub>	A0–A22 valid before NCS low	$NCS\_WR\_SETUP \times t_{CPMCK} - 7.2$	$NCS\_WR\_SETUP \times t_{CPMCK} - 4.4$	—	—	ns
SMC <sub>25</sub>	NWE low before NCS high	$(NCS\_WR\_SETUP - NWE\_SETUP + NCS\ pulse) \times t_{CPMCK} - 7.2$	$(NCS\_WR\_SETUP - NWE\_SETUP + NCS\ pulse) \times t_{CPMCK} - 4.4$	—	—	ns
SMC <sub>26</sub>	NCS High to Data Out, A0–A25, change	$NCS\_WR\_HOLD \times t_{CPMCK} - 5.1$	$NCS\_WR\_HOLD \times t_{CPMCK} - 3.1$	—	—	ns
SMC <sub>27</sub>	NCS High to NWE Inactive	$(NCS\_WR\_HOLD - NWE\_HOLD) \times t_{CPMCK} - 3.7$	$(NCS\_WR\_HOLD - NWE\_HOLD) \times t_{CPMCK} - 2.2$	—	—	ns

**Figure 54-48. SMC Timings - NCS Controlled Read and Write**




**Figure 54-49. SMC Timings - NRD Controlled Read and NWE Controlled Write**



### 54.13.1.9 USART in SPI Mode Timings

**Figure 54-50. USART SPI Master Mode**



**Figure 54-51. USART SPI Slave Mode (Mode 1 or 2)**





Figure 54-52. USART SPI Slave Mode (Mode 0 or 3)





## USART SPI Timings

Timings are given in the following domains:

- 1.8V domain: VDDIO from 1.62V to 1.95V, maximum external capacitor = 20 pF
- 3.3V domain: VDDIO from 2.85V to 3.6V, maximum external capacitor = 40 pF

**Table 54-98. USART SPI Timings**

Symbol	Parameter	Conditions	Min	Max	Unit
<b>Master Mode</b>					
SPI <sub>0</sub>	SCK Period	1.8V domain 3.3V domain	MCK/6	–	ns
SPI <sub>1</sub>	Input Data Setup Time	1.8V domain 3.3V domain	2.3 2.1	–	ns
SPI <sub>2</sub>	Input Data Hold Time	1.8V domain 3.3V domain	0.5 0.2	–	ns
SPI <sub>3</sub>	Chip Select Active to Serial Clock	1.8V domain 3.3V domain	-1.1 -0.9	–	ns
SPI <sub>4</sub>	Output Data Setup Time	1.8V domain 3.3V domain	-2.1 -2.0	10.5 9.9	ns
SPI <sub>5</sub>	Serial Clock to Chip Select Inactive	1.8V domain 3.3V domain	-2.6 -2.5	TBD TBD	ns
<b>Slave Mode</b>					
SPI <sub>6</sub>	SCK falling to MISO	1.8V domain 3.3V domain	3.5 2.9	15.6 12.3	ns
SPI <sub>7</sub>	MOSI Setup time before SCK rises	1.8V domain 3.3V domain	1.9 1.8	–	ns
SPI <sub>8</sub>	MOSI Hold time after SCK rises	1.8V domain 3.3V domain	0.5 0.2	–	ns
SPI <sub>9</sub>	SCK rising to MISO	1.8V domain 3.3V domain	3.5 3.0	14.9 11.9	ns
SPI <sub>10</sub>	MOSI Setup time before SCK falls	1.8V domain 3.3V domain	1.6 1.8	–	ns
SPI <sub>11</sub>	MOSI Hold time after SCK falls	1.8V domain 3.3V domain	0.9 0.3	–	ns
SPI <sub>12</sub>	NPCS0 setup to SCK rising	1.8V domain 3.3V domain	1.7 0.9	–	ns
SPI <sub>13</sub>	NPCS0 hold after SCK falling	1.8V domain 3.3V domain	1.3 0.5	–	ns
SPI <sub>14</sub>	NPCS0 setup to SCK falling	1.8V domain 3.3V domain	1.3 0.9	–	ns
SPI <sub>15</sub>	NPCS0 hold after SCK rising	1.8V domain 3.3V domain	0.9 1.0	–	ns

### 54.13.1.10 Two-wire Serial Interface Characteristics

Table 54-99 describes the requirements for devices connected to the Two-wire Serial Bus.


For timing symbols, refer to Figure 54-28.

**Table 54-99. Two-wire Serial Bus Requirements**

Symbol	Parameter	Condition	Min	Max	Unit
$V_{IL}$	Low-level Input Voltage	–	-0.3	$0.3 V_{DDIO}$	V
$V_{IH}$	High-level Input Voltage	–	$0.7 \times V_{DDIO}$	$V_{CC} + 0.3$	V
$V_{HYS}$	Hysteresis of Schmitt Trigger Inputs	–	0.150	–	V
$V_{OL}$	Low-level Output Voltage	3 mA sink current	–	0.4	V
$t_R$	Rise Time for both TWD and TWCK	–	$20 + 0.1C_b^{(1)(2)}$	300	ns
$t_{OF}$	Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$	$10 \text{ pF} < C_b < 400 \text{ pF}$ Figure 54-28	$20 + 0.1C_b^{(1)(2)}$	250	ns
$C_i^{(1)}$	Capacitance for each I/O Pin	–	–	10	pF
$f_{TWCK}$	TWCK Clock Frequency	–	0	400	kHz
$R_P$	Value of Pull-up resistor	$f_{TWCK} \leq 100 \text{ kHz}$	$(V_{DDIO} - 0.4V) \div 3mA$	$1000ns \div C_b$	$\Omega$
		$f_{TWCK} > 100 \text{ kHz}$		$300ns \div C_b$	$\Omega$
$t_{LOW}$	Low Period of the TWCK clock	$f_{TWCK} \leq 100 \text{ kHz}$	(3)	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	(3)	–	$\mu s$
$t_{HIGH}$	High period of the TWCK clock	$f_{TWCK} \leq 100 \text{ kHz}$	(4)	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	(4)	–	$\mu s$
$t_{HD;STA}$	Hold Time (repeated) START Condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{SU;STA}$	Set-up time for a repeated START condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{HD;DAT}$	Data hold time	$f_{TWCK} \leq 100 \text{ kHz}$	0	$3 \times t_{CPMCK}^{(5)}$	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	0	$3 \times t_{CPMCK}^{(5)}$	$\mu s$
$t_{SU;DAT}$	Data setup time	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{LOW} - 3 \times t_{CPMCK}^{(5)}$	–	ns
		$f_{TWCK} > 100 \text{ kHz}$	$t_{LOW} - 3 \times t_{CPMCK}^{(5)}$	–	ns
$t_{SU;STO}$	Setup time for STOP condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
$t_{HD;STA}$	Hold Time (repeated) START Condition	$f_{TWCK} \leq 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$
		$f_{TWCK} > 100 \text{ kHz}$	$t_{HIGH}$	–	$\mu s$

- Notes:
1. Required only for  $f_{TWCK} > 100 \text{ kHz}$ .
  2.  $C_b$  = capacitance of one bus line in pF. Per I<sup>2</sup>C standard,  $C_{b,max} = 400\text{pF}$
  3. The TWCK low period is defined as follows:  $t_{LOW} = ((CLDIV \times 2^{CKDIV}) + 4) \times t_{MCK}$
  4. The TWCK high period is defined as follows:  $t_{HIGH} = ((CHDIV \times 2^{CKDIV}) + 4) \times t_{MCK}$
  5.  $t_{CPMCK} = \text{MCK bus period}$ .

Figure 54-53. Two-wire Serial Bus Timing



### 54.13.1.11 GMAC Characteristics

#### Timing Conditions

**Table 54-100. Load Capacitance on Data, Clock Pads**

Supply	$C_L$	
	Max	Min
3.3V	20 pf	0 pf

#### Timing Constraints


The GMAC must be constrained so as to satisfy the timings of standard given in [Table 54-101](#) and [Table 54-102](#), in MAX and STH corners.

**Table 54-101. GMAC Signals Relative to GMDC**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>1</sub>	Setup for GMDIO from GMDC rising	10	–	ns
GMAC <sub>2</sub>	Hold for GMDIO from GMDC rising	10	–	
GMAC <sub>3</sub>	GMDIO toggling from GMDC falling	0 <sup>(1)</sup>	10 <sup>(1)</sup>	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. [Figure 54-54](#) illustrates min and max accesses for GMAC<sub>3</sub>.

**Figure 54-54. Min and Max Access Time of GMAC Output Signals**




## MII Mode

**Table 54-102. GMAC MII Mode Timings**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>4</sub>	Setup for GCOL from GTXCK rising	10	–	ns
GMAC <sub>5</sub>	Hold for GCOL from GTXCK rising	10	–	
GMAC <sub>6</sub>	Setup for GCRS from GTXCK rising	10	–	
GMAC <sub>7</sub>	Hold for GCRS from GTXCK rising	10	–	
GMAC <sub>8</sub>	GTXER toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>9</sub>	GTXEN toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>10</sub>	GTX toggling from GTXCK rising	10 <sup>(1)</sup>	25 <sup>(1)</sup>	
GMAC <sub>11</sub>	Setup for GRX from GRXCK	10	–	
GMAC <sub>12</sub>	Hold for GRX from GRXCK	10	–	
GMAC <sub>13</sub>	Setup for GRXER from GRXCK	10	–	
GMAC <sub>14</sub>	Hold for GRXER from GRXCK	10	–	
GMAC <sub>15</sub>	Setup for GRXDV from GRXCK	10	–	
GMAC <sub>16</sub>	Hold for GRXDV from GRXCK	10	–	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. [Figure 54-54](#) illustrates min and max accesses for GMAC<sub>3</sub>.

**Figure 54-55. GMAC MII Mode Signals**




## RMII Mode

**Table 54-103. GMAC RMII Mode Timings**

Symbol	Parameter	Min	Max	Unit
GMAC <sub>21</sub>	ETXEN toggling from EREFCK rising	2 <sup>(1)</sup>	16 <sup>(1)</sup>	ns
GMAC <sub>22</sub>	ETX toggling from EREFCK rising	2 <sup>(1)</sup>	16 <sup>(1)</sup>	
GMAC <sub>23</sub>	Setup for ERX from EREFCK rising	4	–	
GMAC <sub>24</sub>	Hold for ERX from EREFCK rising	2	–	
GMAC <sub>25</sub>	Setup for ERXER from EREFCK rising	4	–	
GMAC <sub>26</sub>	Hold for ERXER from EREFCK rising	2	–	
GMAC <sub>27</sub>	Setup for ECRSDV from EREFCK rising	4	–	
GMAC <sub>28</sub>	Hold for ECRSDV from EREFCK rising	2	–	

Note: 1. For GMAC output signals, min and max access time are defined. The min access time is the time between the GMDC falling edge and the signal change. The max access timing is the time between the GMDC falling edge and the signal stabilizes. Figure 54-54 illustrates min and max accesses for GMAC<sub>3</sub>.

**Figure 54-56. GMAC RMII Mode Signals**



### 54.13.1.12 SSC Timings

#### Timing Conditions


Timings are given assuming the load capacitance in [Table 54-104](#).

**Table 54-104. Load Capacitance**


Supply	C <sub>L</sub> Max
3.3V	30 pF
1.8V	20 pF

#### Timing Extraction

**Figure 54-57. SSC Transmitter, TK and TF in Output**




**Figure 54-58. SSC Transmitter, TK in Input and TF in Output**







**Figure 54-59. SSC Transmitter, TK in Output and TF in Input**




**Figure 54-60. SSC Transmitter, TK and TF in Input**




**Figure 54-61. SSC Receiver RK and RF in Input**




**Figure 54-62. SSC Receiver, RK in Input and RF in Output**



**Figure 54-63. SSC Receiver, RK and RF in Output**



**Figure 54-64. SSC Receiver, RK in Output and RF in Input**



**Table 54-105. SSC Timings with 3.3V Peripheral Supply**

Symbol	Parameter	Condition	Min	Max	Unit
Transmitter					
SSC <sub>0</sub>	TK edge to TF/TD (TK output, TF output)	–	-3.9 <sup>(1)</sup>	3.5 <sup>(1)</sup>	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	–	3.1 <sup>(1)</sup>	11.1 <sup>(1)</sup>	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	–	12.0	–	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	–	0	–	ns
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	–	-3.9 <sup>(1)</sup>	2.8 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	-3.9 + (2 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	2.8 + (2 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	–	0	–	ns
SSC <sub>6</sub>	TF hold time after TK edge (TK input)	–	t <sub>CPMCK</sub>	–	ns
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	–	3.1 <sup>(1)</sup>	10.4 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	3.1 + (3 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	10.4 + (3 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	
Receiver					
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	–	0	–	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	–	t <sub>CPMCK</sub>	–	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	–	2.9 <sup>(1)</sup>	8.1 <sup>(1)</sup>	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	–	8.9 - t <sub>CPMCK</sub>	–	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	–	t <sub>CPMCK</sub> - 2.3	–	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	–	-2.1 <sup>(1)</sup>	1.9 <sup>(1)</sup>	ns


Note: 1. For output signals (TF, TD, RF), min and max access times are defined. The min access time is the time between the TK (or RK) edge and the signal change. The max access timing is the time between the TK edge and the signal stabilization. [Figure 54-65](#) illustrates min and max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.

**Table 54-106. SSC Timings with 1.8V Peripheral Supply**

Symbol	Parameter	Condition	Min	Max	Unit
Transmitter					
SSC <sub>0</sub>	TK edge to TF/TD (TK output, TF output)	–	-5.9 <sup>(1)</sup>	4.8 <sup>(1)</sup>	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	–	3.6 <sup>(1)</sup>	14.9 <sup>(1)</sup>	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	–	15.5	–	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	–	0	–	ns
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	–	-5.9 <sup>(1)</sup>	2.9 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	$-5.9 + (2 \times t_{CPMCK})^{(1)}$	$2.9 + (2 \times t_{CPMCK})^{(1)}$	
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	–	0	–	ns
SSC <sub>6</sub>	TF hold time after TK edge (TK input)	–	$t_{CPMCK}$	–	ns
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	–	3.6 <sup>(1)</sup>	13.0 <sup>(1)</sup>	ns
		STTDLY = 0 START = 4, 5 or 7	$3.6 + (3 \times t_{CPMCK})^{(1)}$	$13.0 + (3 \times t_{CPMCK})^{(1)}$	
Receiver					
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	–	0	–	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	–	$t_{CPMCK}$	–	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	–	3.5 <sup>(1)</sup>	11.3 <sup>(1)</sup>	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	–	$12.3 - t_{CPMCK}$	–	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	–	$t_{CPMCK} - 2.9$	–	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	–	-2.9 <sup>(1)</sup>	2.6 <sup>(1)</sup>	ns

Notes: 1. For output signals (TF, TD, RF), min and max access times are defined. The min access time is the time between the TK (or RK) edge and the signal change. The max access timing is the time between the TK edge and the signal stabilization. Figure 54-65 illustrates min and max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.

**Figure 54-65. Min and Max Access Time of Output Signals**



### 54.13.1.13 ISI Timings

#### Timing Conditions

Timings are given assuming the load capacitance in [Table 54-107](#).

**Table 54-107. Load Capacitance**

Supply	C <sub>L</sub> Max
3.3V	30 pF
1.8V	20 pF

#### Timing Extraction


**Table 54-108. ISI Timings with Peripheral Supply 3.3V**

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.2	–	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	-1.0	–	ns
ISI <sub>3</sub>	PIXCLK frequency	–	75	MHz

**Table 54-109. ISI Timings with Peripheral Supply 1.8V**

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.8	–	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	-1.4	–	ns
ISI <sub>3</sub>	PIXCLK frequency	–	75	MHz

**Figure 54-66. ISI Timing Diagram**



## 54.13.2 Embedded Flash Characteristics

**Table 54-110. AC Flash Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit
Program Cycle Time	Erase Page Mode	–	10	50	ms
	Erase Block Mode (by 8 Kbytes)	–	80	200	ms
	Erase Sector Mode	–	800	1500	ms
Full Chip Erase	2 Mbytes	–	13	24	s
Data Retention	At T <sub>A</sub> = 85°C, after 10K cycles <sup>(1)</sup>	10	–	–	years
	At T <sub>A</sub> = 85°C, after 1K cycles <sup>(1)</sup>	20	–	–	years
	At T <sub>A</sub> = 105°C, after 1K cycles	TBD	–	–	years
Endurance	Write/Erase cycles per page, block or sector at 105°C	10K	–	–	cycles

Note: 1. Cycling over whole temperature range.

Maximum operating frequencies are given in [Table 54-111](#), but are limited by the Embedded Flash access time when the processor is fetching code out of it. These tables provide the device maximum operating frequency defined by the field FWS of the EEFC\_FMR register. This field defines the number of wait states required to access the Embedded Flash Memory


**Table 54-111. Embedded Flash Wait State at 105°C**

FWS	Read Operations	Maximum Operating Frequency (MHz)	
		VDDIO 1.62V	VDDIO 2.7V
0	1 cycle	26	30
1	2 cycles	52	62
2	3 cycles	78	93
3	4 cycles	104	124
4	5 cycles	131	150
5	6 cycles	150	–

## 55. Mechanical Characteristics

### 55.1 144-pin LQFP Package

Figure 55-1. 144-pin LQFP Package Mechanical Drawing



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	22.00 BSC.			0.866 BSC.		
D1	20.00 BSC.			0.787 BSC.		
E	22.00 BSC.			0.866 BSC.		
E1	20.00 BSC.			0.787 BSC.		
R2	0.08	—	0.20	0.003	—	0.008
R1	0.08	—	—	0.003	—	—
$\theta$	0°	3.5°	7°	0°	3.5°	7°
$\theta_1$	0°	—	—	0°	—	—
$\theta_2$	11°	12°	13°	11°	12°	13°
$\theta_3$	11°	12°	13°	11°	12°	13°
c	0.09	—	0.20	0.004	—	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L <sub>1</sub>	1.00 REF.			0.039 REF.		
S	0.20	—	—	0.008	—	—

SYMBOL	144L					
	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
b	0.17	0.20	0.27	0.007	0.008	0.011
e	0.50 BSC.			0.020 BSC.		
D2	17.50			0.689		
E2	17.50			0.689		
TOLERANCES OF FORM AND POSITION						
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc	0.08			0.003		
ddd	0.08			0.003		

Table 55-1. Device and LQFP Package Maximum Weight

1365	mg
------	----

Table 55-2. LQFP Package Reference

JEDEC Drawing Reference	JEDEC
JESD97 Classification	e3

Table 55-3. LQFP Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

This package respects the recommendations of the NEMI User Group.

## 55.2 144-ball LFBGA Package

Figure 55-2. 144-ball LFBGA Package Mechanical Drawing




Table 55-4. Device and LFBGA Package Maximum Weight

220	mg
-----	----

Table 55-5. LFBGA Package Reference

JEDEC Drawing Reference	TBD
JESD97 Classification	e8

Table 55-6. LFBGA Package Characteristics


Moisture Sensitivity Level	3
----------------------------	---

This package respects the recommendations of the NEMI User Group.



## 55.3 100-pin LQFP Package

Figure 55-3. 100-pin LQFP Package Mechanical Drawing



CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	16.00 BSC.			0.630 BSC.		
D1	14.00 BSC.			0.551 BSC.		
E	16.00 BSC.			0.630 BSC.		
E1	14.00 BSC.			0.551 BSC.		
R2	0.08	—	0.20	0.003	—	0.008
R1	0.08	—	—	0.003	—	—
$\theta$	0°	3.5°	7°	0°	3.5°	7°
$\theta_1$	0°	—	—	0°	—	—
$\theta_2$	11°	12°	13°	11°	12°	13°
$\theta_3$	11°	12°	13°	11°	12°	13°
c	0.09	—	0.20	0.004	—	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L <sub>1</sub>	1.00 REF			0.039 REF		
S	0.20	—	—	0.008	—	—

100L					
MILLIMETER			INCH		
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
0.17	0.20	0.27	0.007	0.008	0.011
0.50 BSC.			0.020 BSC.		
12.00			0.472		
12.00			0.472		

TOLERANCES OF FORM AND POSITION

0.20	0.008
0.20	0.008
0.08	0.003
0.08	0.003

Table 55-7. Device and LQFP Package Maximum Weight

680	mg
-----	----

Table 55-8. LQFP Package Reference

JEDEC Drawing Reference	JEDEC
JESD97 Classification	e3

Table 55-9. LQFP Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

This package respects the recommendations of the NEMI User Group.

## 55.4 100-ball TFBGA Package

Figure 55-4. 100-ball TFBGA Package Mechanical Drawing




Table 55-10. Device and TFBGA Package Maximum Weight

142	mg
-----	----

Table 55-11. TFBGA Package Reference

JEDEC Drawing Reference	JEDEC
JESD97 Classification	e8


Table 55-12. TFBGA Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

This package respects the recommendations of the NEMI User Group.

## 55.5 64-pin LQFP Package

Figure 55-5. 64-pin LQFP Package Mechanical Drawing



CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	12.00 BSC.			0.472 BSC.		
D1	10.00 BSC.			0.393 BSC.		
E	12.00 BSC.			0.472 BSC.		
E1	10.00 BSC.			0.393 BSC.		
R2	0.08	—	0.20	0.003	—	0.008
R1	0.08	—	—	0.003	—	—
$\theta$	0°	3.5°	7°	0°	3.5°	7°
$\theta_1$	0°	—	—	0°	—	—
$\theta_2$	11°	12°	13°	11°	12°	13°
$\theta_3$	11°	12°	13°	11°	12°	13°
c	0.09	—	0.20	0.004	—	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF			0.039 REF		
S	0.20	—	—	0.008	—	—

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
b	0.17	0.20	0.27	0.007	0.008	0.011
e	0.50 BSC.			0.020 BSC.		
D2	7.50			0.295		
E2	7.50			0.295		
TOLERANCES OF FORM AND POSITION						
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc	0.08			0.003		
ddd	0.08			0.003		

Table 55-13. Device and LQFP Package Maximum Weight

370	mg
-----	----

Table 55-14. LQFP Package Reference

JEDEC Drawing Reference	JEDEC
JESD97 Classification	e3

Table 55-15. LQFP Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

This package respects the recommendations of the NEMI User Group.

## 55.6 Soldering Profile

Table 55-16 gives the recommended soldering profile from J-STD-020C.

Table 55-16. Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/sec. max.
Preheat Temperature 175°C ±25°C	180 sec. max.
Temperature Maintained Above 217°C	60 sec. to 150 sec.
Time within 5°C of Actual Peak Temperature	20 sec. to 40 sec.
Peak Temperature Range	260°C
Ramp-down Rate	6°C/sec. max.
Time 25°C to Peak Temperature	8 min. max.

Note: The package is certified to be backward compatible with Pb/Sn soldering profile.

A maximum of three reflow passes is allowed per component.

## 55.7 Packaging Resources

Land Pattern Definition.


Refer to the following IPC Standards:

- IPC-7351A and IPC-782 (*Generic Requirements for Surface Mount Design and Land Pattern Standards*) <http://landpatterns.ipc.org/default.asp>
- Atmel Green and RoHS Policy and Package Material Declaration Data Sheet <http://www.atmel.com/green/>

## 56. Marking

All devices are marked with the Atmel logo and the ordering code.

Additional marking is as follows:



where

- “YY”: Manufactory year
- “WW”: Manufactory week
- “V”: Revision
- “XXXXXXXX”: Lot number

## 57. Ordering Information

Devices can be ordered in trays or in tape and reel.

Table 57-1 provides ordering codes for tray packing. For tape and reel, append a 'T' to the tray ordering code; e.g. ATSAME70Q21A-CNT.

**Table 57-1. Ordering Codes for SAM E70 Devices**

Ordering Code	MRL	Flash (Kbytes)	SRAM (Kbytes)	Package	Conditioning	Temperature Operating Range
ATSAME70Q21A-CN	A	2048	384	LFBGA144	Tray	Industrial (-40°C to 105°C)
ATSAME70Q21A-AN	A	2048	384	LQFP144	Tray	Industrial (-40°C to 105°C)
ATSAME70Q20A-CN	A	1024	384	LFBGA144	Tray	Industrial (-40°C to 105°C)
ATSAME70Q20A-AN	A	1024	384	LQFP144	Tray	Industrial (-40°C to 105°C)
ATSAME70Q19A-CN	A	512	256	LFBGA144	Tray	Industrial (-40°C to 105°C)
ATSAME70Q19A-AN	A	512	256	LQFP144	Tray	Industrial (-40°C to 105°C)
ATSAME70N21A-CN	A	2048	384	TFBGA100	Tray	Industrial (-40°C to 105°C)
ATSAME70N21A-AN	A	2048	384	LQFP100	Tray	Industrial (-40°C to 105°C)
ATSAME70N20A-CN	A	1024	384	TFBGA100	Tray	Industrial (-40°C to 105°C)
ATSAME70N20A-AN	A	1024	384	LQFP100	Tray	Industrial (-40°C to 105°C)
ATSAME70N19A-CN	A	512	256	TFBGA100	Tray	Industrial (-40°C to 105°C)
ATSAME70N19A-AN	A	512	256	LQFP100	Tray	Industrial (-40°C to 105°C)
ATSAME70J21A-AN	A	2048	384	LQFP64	Tray	Industrial (-40°C to 105°C)
ATSAME70J20A-AN	A	1024	384	LQFP64	Tray	Industrial (-40°C to 105°C)
ATSAME70J19A-AN	A	512	256	LQFP64	Tray	Industrial (-40°C to 105°C)

## 58. Revision History

Table 58-1. SAM E70 Datasheet – Revision History

Doc. Rev. 11296B	Changes
24-Feb-15	<p><b>Description</b>: updated details on PWM, 16-bit timers, RTC, RTT and Backup mode.</p>
	<p><b>Features</b>: updated details on PWM.</p>
	<p><b>Section 1. "Configuration Summary"</b>  <b>Table 1-1 "Configuration Summary"</b>: Modifications made to Timer Counter Channels I/O, USART/UART, QSPI, SPI, USART SPI.</p>
	<p><b>Section 2. "Block Diagram"</b>  <b>Figure 2-1, "SAM E70 144-pin Block Diagram"</b>: added AHBP block. Added Backup RAM block. Removed TRACECTL. Changed block name to Serial Wire Debug/JTAG Boundary Scan (was JTAG and Serial Wire). Modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN).</p>
	<p><b>Section 3. "Signal Description"</b>  <b>Table 3-1 "Signal Description List"</b>: corrected upper index for Two-wire Interface - TWIHS. Modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN). In section FFPI, corrected upper index of signal PGMEN to '1' and removed signal PGMCK.</p>
	<p><b>Section 4. "Package and Pinout"</b>            In all pinout tables, modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN). Replaced tables "Pinout for 144-pin LQFP Package" and "Pinout for 144-pin LFBGA Package" with single <b>Table 4-1 "144-lead Package Pinout"</b> and reworked the table. For Pin 110/PIOD: replaced TRACECTL with '-'. Added notes to all signals in column 'Alternate' for details on selecting extra functions and system functions. Replaced tables "Pinout for 100-pin LQFP Package" and "Pinout for 100-ball TFBA Package" by single <b>Table 4-2 "100-lead Package Pinout"</b> and reworked the table. Reworked table "Pinout for 64-pin LQFP Package" and renamed it to <b>Table 4-3 "64-lead Package Pinout"</b>.</p>
	<p><b>Section 5. "Power Considerations"</b>  <b>Section 5.2 "Power Constraints"</b>: updated constraint for VDDCORE, VDDPLL and VDDUTMIC.  <b>Section 5.2.1 "Power-up"</b>: changed value of rising slope of VDDIO and VDDIN to 2.4V/ms.  <b>Section 5.2.2 "Power-down"</b>: added detail on VDDCORE falling slope.</p>
	<p><b>Section 6. "Input/Output Lines"</b>  <b>Section 6.1 "General-Purpose I/O Lines"</b>: changed ODT to <math>R_{SERIAL}</math> in text and figure.  <b>Section 6.2.2 "Embedded Trace Module (ETM) Pins"</b>: removed TRACECTL  <b>Section 6.5 "ERASE Pin"</b>: added details on in-situ reprogrammability.</p>
	<p><b>Section 9. "Memories"</b>  <b>Table 9-1 "TCM Configurations in Kbytes"</b>: corrected column GPNVM Bit [8:7] by inverting values (0 first, 3 last).  <b>Table 9-4 "General-purpose Non volatile Memory Bits"</b>: GPNVM bit 1: inverted 0 and 1 values. GPNVM bit 7–8: inverted all values for TCM configuration and added Note.  <b>Section 9.1.1 "Internal SRAM"</b>: updated section.  <b>Section 9.1.2 "Tightly Coupled Memory (TCM) Interface"</b>: added detail on enable/disable of ITCM/DTCM.  <b>Section 9.1.4 "Backup SRAM"</b>: updated SRAM address. Removed detail on read/write accesses.  <b>Section 9.1.5 "Flash Memories"</b>: added details on the attribute definitions for programming operations vs. fetch/read operations.  <b>Section 9.1.5.9 "Fast Flash Programming Interface"</b>: removed 'serial JTAG interface'.</p>

**Table 58-1. SAM E70 Datasheet – Revision History (Continued)**

Doc. Rev. 11296B	Changes
24-Feb-15	<p>Section 10. “Event System”</p> <p>Table 10-1 “Real-time Event Mapping List”: in row “Audio clock recovery from Ethernet” changed the text in Description column.</p>
	<p>Section 12. “Peripherals”</p> <p>Table 12-1 “Peripheral Identifiers”: modified content of column ‘Description’ for clarity.</p> <p>Section 12.2 “Peripheral Signal Multiplexing on I/O Lines”: corrected PIOC to PIOD for 100-pin version.</p> <p>Moved Section 13.3 “Peripheral Mapping to DMA” to <a href="#">Section 34.3 “DMA Controller Peripheral Connections”</a>.</p>
	<p>Section 14. “Debug and Test Features”</p> <p>Section 14.1 “Description”: removed references to JTAG Debug Port and JTAG-DP.</p> <p>Updated <a href="#">Figure 14-1 “Debug and Test Block Diagram”</a>: added Cortex-M7, ETM and PCK3 blocks and trace pins. Renamed block ‘SWJ-DP’ to ‘SW-DP’.</p> <p>Table 14-1 “Debug and Test Signal List”: removed TRACECTL.</p> <p>Updated <a href="#">Figure 14-4 “Debug Architecture”</a>. added ETM and Trace Port blocks. Removed TPIU.</p> <p>Section 14.6.5 “Serial Wire Debug Port (SW-DP) Pins”: removed all references to JTAG Debug Port and JTAG-DP.</p> <p>Section 14.6.6 “Embedded Trace Module (ETM) Pins”: removed TRACECTL from bullet points.</p> <p>Updated <a href="#">Section 14.6.7 “Flash Patch Breakpoint (FPB)”</a> .</p> <p>Section 14.6.9.2 “Asynchronous Mode”: removed reference to JTAG Debug Port and JTAG debug mode.</p>
	<p>Section 15. “SAM-BA Boot Program”</p> <p>Section 15.6.4 “In Application Programming (IAP) Feature”: replaced software code example.</p>
	<p>Section 17. “Bus Matrix (MATRIX)”</p> <p>Table 17-3 “Master to Slave Access”: changed Master 4/Slave 4 access from possible (“x”) to not possible (“-”)</p> <p>Table 17-4 “Register Mapping”: changed reset value for CCFG_SYSIO register.</p> <p>Section 17.12.7 “System I/O and CAN1 Configuration Register”: corrected typo in CAN1DMABA bit name.</p> <p>Section 17.11 “Register Write Protection”: replaced “The WPVS bit is automatically cleared after reading the MATRIX_WPSR” with “The WPVS flag is reset by writing the MATRIX_WPMR with the appropriate access key WPKEY”</p> <p>Section 17.12.10 “Write Protection Status Register”: in WPVS bit description, replaced two instances of “since the last read of the MATRIX_WPSR” with “since the last write of the MATRIX_WPMR”.</p>
	<p>Section 20. “Enhanced Embedded Flash Controller (EEFC)”</p> <p>Section 20.4.3.2 “Write Commands”: added information on DMA write accesses.</p>
	<p>Section 29. “Power Management Controller (PMC)”</p> <p>Section 29.9 “Asynchronous Partial Wake-up”: inserted new sub-section “Asynchronous Partial Wake-up in Wait Mode (SleepWalking)” to better describe SleepWalking.</p> <p>Section 29.10 “Free-Running Processor Clock”: removed reference to MCK.</p>
	<p>Section 30. “Parallel Input/Output Controller (PIO)”</p> <p>Section 30.2 “Embedded Characteristics”: added bullet on Programmable I/O Drive.</p> <p>Added <a href="#">Section 30.5.12 “Programmable I/O Drive”</a>.</p> <p>Section 30.5.15.4 “Programming Sequence”: “With DMA”: in fifth step, replaced reference to BTCx with ‘DMA status flag to indicate that the buffer transfer is complete’</p> <p>Table 30-5 “Register Mapping”: added PIO_DRIVER register at offset 0x0118 and added <a href="#">Section 30.6.49 “PIO I/O Drive Register”</a>.</p>



**Table 58-1. SAM E70 Datasheet – Revision History (Continued)**

Doc. Rev. 11296B	Changes
24-Feb-15	<p>Section 34. “DMA Controller (XDMAC)” Added Section 34.3 “DMA Controller Peripheral Connections”.</p>
	<p>Section 36. “USB High-Speed Interface (USBHS)” Table 36-1 “Description of USB Pipes/Endpoints”; corrected data in columns ‘DMA’ and ‘High Bandwidth’. Modified signal names to HSDM/DM and HSDP/DP in Figure 36-1 “USBHS Block Diagram” and Table 36-2 “Signal Description”. Updated descriptions. Removed Section 37.3.1 “Application Block Diagram” and Figures 37-2, 37-3 and 37-4. Removed Section 37.4.1 “I/O Lines”. Modified Section 36.5.3.3 “Device Detection”. Section 36.6.2 “General Status Register”, Section 36.6.3 “General Status Clear Register”, Section 36.6.4 “General Status Set Register”: removed bit VBUSRQ and bit description. Bit 9 now reserved in these registers.</p>
	<p>Section 37. “Ethernet MAC (GMAC)” Section 37.8.13 “GMAC Interrupt Mask Register”: corrected general bit description (swapped definitions provided for 0: and 1:)</p>
	<p>Section 39. “Quad SPI Interface (QSPI)” Section 39.5.4 “Direct Memory Access Controller (DMA)”: added Note on 32-bit aligned DMA write accesses. Figure 39-9 “Instruction Transmission Flow Diagram”: modified text if TFRTYP = 0 Section 39.6.7 “Register Write Protection”: added Scrambling Mode Register and Scrambling Key Register to the list of registers that can be write-protected. Section 39.7.13 “QSPI Scrambling Mode Register” and Section 39.7.14 “QSPI Scrambling Key Register”: added "This register can only be written if bit WPEN is cleared in the QSPI Write Protection Mode Register."</p>
	<p>Section 41. “Two-wire Interface (TWIHS)” Replaced all instances of ‘BTC’ with ‘DMA status flag’.</p>
	<p>Section 45. “Controller Area Network (MCAN)” Figure 45-1 “MCAN Block Diagram”: added Note. Section 45.4.2 “Power Management”: added recommendations for CAN clock frequency. Added Section 45.4.4 “Address Configuration”.</p>
	<p>Section 46. “Timer Counter (TC)” Replaced occurrences of ‘quadrature decoder logic’ with ‘quadrature decoder’ or ‘QDEC’ throughout the document. Section 46.7.14 “TC Extended Mode Register”: changed description for field TRIGSRCB for value 1.</p>
	<p>Section 47. “Pulse Width Modulation Controller (PWM)” Section 47.5.3 “Interrupt Sources”: removed the following sentence: “Note that it is not recommended to use the PWM interrupt line in Edge-sensitive mode.” “Method 3: Automatic write of duty-cycle values and automatic trigger of the update”: removed reference to non-existent field BTC. Modified Figure 47-28 “External PWM Reset Mode: Power Factor Correction Application”. Removed R<sub>LIMIT</sub> and Zener diode from Figure 47-32 “Cycle-By-Cycle Duty Mode: LED String Control”.</p>

**Table 58-1. SAM E70 Datasheet – Revision History (Continued)**

Doc. Rev. 11296B	Changes
24-Feb-15	<p><b>Section 48. “Analog Front-End Controller (AFEC)”</b>                      In text and tables throughout this section, all occurrences of ADVREF have been modified to VREFP.  <b>Figure 48-1, “Analog Front-End Controller Block Diagram”:</b> added 2nd DAC. Removed ADVREF; added VREFP and VREFN.  <b>Table 48-1 “AFEC Signal Description”:</b> removed row with VDDANA. Added row with VREFN.  <b>Section 48.5 “Product Dependencies”:</b> reorganized sub-sections. In <b>Section 48.5.2 “Power Management”</b>, added sentence on Sleep mode. Modified <b>Section 48.5.1 “I/O Lines”</b>. Removed section 50.5.3 Analog Inputs.  <b>Section 48.6.1 “Analog Front-End Conversion”:</b> changed PRESCAL condition from ‘0’ to ‘1’ for frequency range fperipheral clock/2.  <b>Figure 48-7 “Analog Full Scale Ranges in Single-Ended/Differential Applications Versus Gain”:</b> replaced all occurrences of VADVREF with VVREFP; replaced min ‘0’ value with VVREFN=0.  <b>Section 48.7.2 “AFEC Mode Register”:</b> modified PRESCAL description.</p>
	<p><b>Section 49. “Digital-to-Analog Converter (DACC)”</b>  <b>Section 49.1 “Description”:</b> removed information on refresh feature.  <b>Figure 49-1 “Block Diagram”:</b> added VDDANA, VREFP and VREFN.  <b>Table 49-1 “DACC Signal Description”:</b> added VREFP and VREFN to table.  <b>Section 49.2 “Embedded Characteristics”:</b> removed bullet on refresh period.                      Added <b>Section 49.5.1 “I/O Lines”</b>.  <b>Section 49.6.3 “Analog Output Mode Selection”:</b> corrected bit name for output modeselection to ‘DIFF’ from ‘ANA_MODE_SEL’.  <b>Section 49.6.4 “Conversion Modes”:</b> added details on enabling conversion modes. Removed bullet “Interpolated Mode”.                      Removed section 51.6.5 “Refresh Mode”.                      Updated <b>Section 49.6.4.4 “Interpolation Mode”</b>.  <b>Section 49.7.2 “DACC Mode Register”:</b> removed field REFRESH and description. Bits 15:8 now reserved.  <b>Section 49.7.6 “DACC Channel Status Register”:</b> modified DACRDYx bit descriptions.  <b>Section 49.7.11 “DACC Interrupt Status Register”:</b> ENDTXx, TXBUFEx descriptions: corrected register name to ‘DACC_CDRx’ from ‘DACC_TCR or DACC_TNCR’.</p>
	<p><b>Section 50. “Analog Comparator Controller (ACC)”</b>                      In text and in tables throughout this section, changed all occurrences of ADVREF to VREFP.  <b>Section 50.2 “Embedded Characteristics”:</b> In bullet: “Four Voltage References...”, changed ADVREF to ‘External Voltage Reference’                      Renamed Section 5. to <b>“Signal Description”</b>                      Removed Table 52-1 “List of External Analog Data Inputs” and note referring to this table.</p>
	<p><b>Section 51. “Integrity Check Monitor (ICM)”</b>  <b>Section 51.1 “Description”:</b> updated content.                      Renamed section “ICM SHA Engine” to <b>“Using ICM as SHA Engine”</b> and updated content.                      Added <b>Section 51.5.4.1 “Settings for Simple SHA Calculation”</b>.  <b>Section 51.5.2.2 “ICM Region Configuration Structure Member”:</b> updated descriptions for RHIEEN, DMIEEN, BEIEEN, WCIEEN, ECIEEN, SUIEEN and MPROT.  <b>Section 51.6.1 “ICM Configuration Register”:</b> updated descriptions for DAPROT and HAPROT.  <b>Section 51.6.3 “ICM Status Register”:</b> updated descriptions for RAWRMDIS and RMDIS.</p>

**Table 58-1. SAM E70 Datasheet – Revision History (Continued)**

Doc. Rev. 11296B	Changes
24-Feb-15	<p>Section 53. “Advanced Encryption Standard (AES)”</p> <p>Section 53.4.5.2 “DMA Mode”: removed references to ‘BTC’ throughout.</p> <p>Section 54. “Electrical Characteristics”</p> <p>Table 54-2 “DC Characteristics”: updated conditions for <math>V_{IL}</math>, <math>V_{IH}</math>, <math>V_{OH}</math>, <math>V_{OL}</math>, <math>I_O</math>, <math>R_{PULLUP}</math>, <math>R_{PULLDOWN}</math>, <math>R_{SERIAL}</math>. Added parameter Flash Active Current characteristics. Added parameter Static Current. Modified Note (1) below table.</p> <p>Table 54-3 “1.2V Voltage Regulator Characteristics”: removed note on VDDIO voltage at power-up (was Note 3). Updated note on VDDIO voltage value. Changed values of <math>CD_{OUT}</math>. Changed conditions for parameter <math>t_{START}</math> and <math>CD_{OUT}</math> value in Note 2.</p> <p>Table 54-4 “Core Power Supply Brownout Detector Characteristics”: updated all values. Changed Note 1.</p> <p>Table 54-6 “VDDIO Supply Monitor”: updated values for <math>T_{ACCURACY}</math></p> <p>Table 56-9. “DC Flash Characteristics” moved to Table 54-2 “DC Characteristics”.</p> <p>Section 54.3.2 “Sleep Mode Current Consumption and Wake-up Time”: corrected number of WKUP pins. Added Section 54.3.6 “I/O Switching Power Consumption”.</p> <p>Table 54-21 “32 kHz RC Oscillator Characteristics”: changed max values to TBD for <math>t_{START}</math>, <math>I_{DDON}</math> and <math>I_{DDON\_STANDBY}</math></p> <p>Table 54-25 “3 to 20 MHz Crystal Oscillator Characteristics”: for <math>t_{START}</math> and <math>I_{DD\_ON}</math>, changed max values to TBD. Added parameter <math>I_{DD\_STANDBY}</math>.</p> <p>Table 54-26 “Crystal Characteristics”: ESR: added new row with condition Fundamental at 3 MHz. Changed max values for 8 and 12 MHz.</p> <p>Table 54-29 “PLLA Characteristics”: changed max value of <math>f_{IN}</math>. Added parameter <math>I_{DD\_STDBY}</math></p> <p>Added Section 54.6 “PLLUSB Characteristics”&gt;</p> <p>Updated section Section 54.7 “USB Transceiver Characteristics”.</p> <p>Section 54.8 “AFE Characteristics”: changed numbering of sub-sections throughout.</p> <ul style="list-style-type: none"> <li>- Removed bullet on min and max data.</li> <li>- Changed all occurrences of ADVREFP to VREP, and of ADVREFN to VREFN throughout section.</li> <li>- Changed all occurrences of ADC to AFE, where relevant.</li> <li>- Modified Figure 54-11 “Single-ended Mode AFE” and Figure 54-12 “Differential Mode AFE”.</li> <li>- Table 54-35 “Power Supply Characteristics”: updated <math>I_{VDDIN}</math> conditions in and changed max values. Changed max values for <math>I_{VDDCORE}</math>. Removed Note 1 due to incorrect cross-reference. Added Note 3 on current consumption.</li> <li>- Table 54-37 “VREFP Electrical Characteristics”: changed min and max values for <math>I_{VREFP}</math></li> <li>- Table 54-45 “Single-ended Output Offset Error”: added note on voltage application.</li> <li>- Table 54-46 “Single-ended Static Electrical Characteristics”: added conditions and values.</li> <li>- Table 54-48 “Differential Static Electrical Characteristics”: changed min and max values.</li> </ul> <p>Added Section 54.9 “Analog Comparator Characteristics”.</p> <p>Section 54.11 “12-bit DAC Characteristics”</p> <ul style="list-style-type: none"> <li>- Added note to Table 54-58 “Analog Power Supply Characteristics”. Added new conditions to Table 54-61 “Static Performance Characteristics”. and updated min and max values for INL, DNL and Gain Error.</li> </ul> <p>Section 54.12 “Timings for Worst-Case Conditions”</p> <ul style="list-style-type: none"> <li>- Table 54-67 “I/O Characteristics”: new conditions and the corresponding max values added.</li> <li>- Section 54.12.2 “Embedded Flash Characteristics”: in Table 54-86 “AC Flash Characteristics” changed Full Chip Erase values. Replaced two “Embedded Flash Wait State” tables with single Table 54-87 “Embedded Flash Wait State at 105°C”</li> </ul>

**Table 58-1. SAM E70 Datasheet – Revision History (Continued)**

Doc. Rev. 11296B	Changes
	<a href="#">Section 54.13 “Timings for STH Conditions”</a> - <a href="#">Table 54-91 “I/O Characteristics”</a> : new conditions and the corresponding max values added. - <a href="#">Section 54.13.2 “Embedded Flash Characteristics”</a> : replaced two “Embedded Flash Wait State” tables with single <a href="#">Table 54-111 “Embedded Flash Wait State at 105°C”</a>
24-Feb-15	<a href="#">Section 57. “Ordering Information”</a> <a href="#">Table 57-1 “Ordering Codes for SAM E70 Devices”</a> : updated ordering codes by appending trailing ‘T’. Removed Note 1 and cross-references. Changed conditioning to Tape & Reel.

**Table 58-2. SAM E70 Datasheet Revision History**

Doc. Rev. 44003A	Changes
15-Oct-13	First issue

## Table of Contents

---

<b>Description</b> .....	1
<b>Features</b> .....	2
<b>1. Configuration Summary</b> .....	4
<b>2. Block Diagram</b> .....	6
<b>3. Signal Description</b> .....	7
<b>4. Package and Pinout</b> .....	13
4.1 144-lead Packages .....	13
4.2 144-lead Package Pinout .....	14
4.3 100-lead Packages .....	19
4.4 100-lead Package Pinout .....	20
4.5 64-lead Packages .....	24
4.6 64-lead Package Pinout .....	25
<b>5. Power Considerations</b> .....	28
5.1 Power Supplies .....	28
5.2 Power Constraints .....	28
5.3 Voltage Regulator .....	30
5.4 Backup SRAM Power Switch .....	30
5.5 Typical Powering Schematics .....	30
5.6 Active Mode .....	30
5.7 Low-power Modes .....	31
5.8 Wake-up Sources .....	34
5.9 Fast Startup .....	34
<b>6. Input/Output Lines</b> .....	35
6.1 General-Purpose I/O Lines .....	35
6.2 System I/O Lines .....	36
6.3 TST Pin .....	37
6.4 NRST Pin .....	37
6.5 ERASE Pin .....	37
<b>7. Interconnect</b> .....	38
<b>8. Product Mapping</b> .....	39
<b>9. Memories</b> .....	40
9.1 Embedded Memories .....	40
9.2 External Memories .....	45
<b>10. Event System</b> .....	46
10.1 Embedded Characteristics .....	46
10.2 Real-time Event Mapping .....	47
<b>11. System Controller</b> .....	50
11.1 System Controller and Peripherals Mapping .....	50
11.2 Power-on-Reset, Brownout and Supply Monitor .....	50
11.3 Reset Controller .....	51

<b>12. Peripherals</b> .....	52
12.1 Peripheral Identifiers .....	52
12.2 Peripheral Signal Multiplexing on I/O Lines .....	55
<b>13. ARM Cortex-M7 Processor</b> .....	56
13.1 Reference Documents .....	56
13.2 Description .....	56
13.3 Embedded Characteristics .....	57
13.4 Block Diagram .....	58
13.5 Programmer's Model .....	58
13.6 Cortex-M7 Configuration .....	72
<b>14. Debug and Test Features</b> .....	73
14.1 Description .....	73
14.2 Embedded Characteristics .....	73
14.3 Debug and Test Block Diagram .....	74
14.4 Debug and Test Pin Description .....	74
14.5 Application Examples .....	75
14.6 Functional Description .....	77
<b>15. SAM-BA Boot Program</b> .....	82
15.1 Description .....	82
15.2 Embedded Characteristics .....	82
15.3 Hardware and Software Constraints .....	82
15.4 Flow Diagram .....	83
15.5 Device Initialization .....	83
15.6 SAM-BA Monitor .....	84
<b>16. Fast Flash Programming Interface (FFPI)</b> .....	88
16.1 Description .....	88
16.2 <b>Embedded Characteristics</b> .....	88
16.3 Parallel Fast Flash Programming .....	89
<b>17. Bus Matrix (MATRIX)</b> .....	97
17.1 Description .....	97
17.2 <b>Embedded Characteristics</b> .....	97
17.3 Memory Mapping .....	99
17.4 Special Bus Granting Mechanism .....	99
17.5 No Default Master .....	100
17.6 Last Access Master .....	100
17.7 Fixed Default Master .....	100
17.8 Arbitration .....	100
17.9 System I/O Configuration .....	102
17.10 SMC NAND Flash Chip Select Configuration .....	103
17.11 Register Write Protection .....	104
17.12 Bus Matrix (MATRIX) User Interface .....	105
<b>18. USB Transmitter Macrocell Interface (UTMI)</b> .....	117
18.1 Description .....	117
18.2 Embedded Characteristics .....	117
18.3 USB Transmitter Macrocell Interface (UTMI) User Interface .....	118

<b>19. Chip Identifier (CHIPID)</b>	121
19.1 Description	121
19.2 Embedded Characteristics	121
19.3 Chip Identifier (CHIPID) User Interface	123
<b>20. Enhanced Embedded Flash Controller (EEFC)</b>	128
20.1 Description	128
20.2 Embedded Characteristics	128
20.3 Product Dependencies	128
20.4 Functional Description	129
20.5 Enhanced Embedded Flash Controller (EEFC) User Interface	146
<b>21. Supply Controller (SUPC)</b>	154
21.1 Description	154
21.2 Embedded Characteristics	154
21.3 Block Diagram	155
21.4 Functional Description	156
21.5 Supply Controller (SUPC) User Interface	168
<b>22. Watchdog Timer (WDT)</b>	179
22.1 Description	179
22.2 Embedded Characteristics	179
22.3 Block Diagram	179
22.4 Functional Description	180
22.5 Watchdog Timer (WDT) User Interface	182
<b>23. Reinforced Safety Watchdog Timer (RSWDT)</b>	187
23.1 Description	187
23.2 Embedded Characteristics	187
23.3 Block Diagram	188
23.4 Functional Description	189
23.5 Reinforced Safety Watchdog Timer (RSWDT) User Interface	191
<b>24. Reset Controller (RSTC)</b>	196
24.1 Description	196
24.2 Embedded Characteristics	196
24.3 Block Diagram	196
24.4 Functional Description	197
24.5 Reset Controller (RSTC) User Interface	202
<b>25. Real-time Clock (RTC)</b>	206
25.1 Description	206
25.2 Embedded Characteristics	206
25.3 Block Diagram	207
25.4 Product Dependencies	207
25.5 Functional Description	208
25.6 Real-time Clock (RTC) User Interface	213
<b>26. Real-time Timer (RTT)</b>	228
26.1 Description	228
26.2 Embedded Characteristics	228
26.3 Block Diagram	228

26.4	Functional Description	229
26.5	Real-time Timer (RTT) User Interface	231
<b>27.</b>	<b>General Purpose Backup Registers (GPBR)</b>	<b>236</b>
27.1	Description	236
27.2	Embedded Characteristics	236
27.3	General Purpose Backup Registers (GPBR) User Interface	237
<b>28.</b>	<b>Clock Generator</b>	<b>239</b>
28.1	Description	239
28.2	Embedded Characteristics	239
28.3	Block Diagram	240
28.4	Slow Clock	241
28.5	Main Clock	242
28.6	Divider and PLL Block	246
28.7	UTMI Phase Lock Loop Programming	247
<b>29.</b>	<b>Power Management Controller (PMC)</b>	<b>248</b>
29.1	Description	248
29.2	Embedded Characteristics	248
29.3	Block Diagram	249
29.4	Master Clock Controller	249
29.5	Processor Clock Controller	249
29.6	SysTick Clock	250
29.7	USB Clock Controller	250
29.8	Peripheral Clock Controller	250
29.9	Asynchronous Partial Wake-up	251
29.10	Free-Running Processor Clock	253
29.11	Programmable Clock Output Controller	253
29.12	Core and Bus Independent Clocks for Peripherals	253
29.13	Fast Startup	254
29.14	Startup from Embedded Flash	255
29.15	Main Clock Failure Detection	255
29.16	Slow Crystal Clock Frequency Monitor	256
29.17	Programming Sequence	257
29.18	Clock Switching Details	259
29.19	Register Write Protection	262
29.20	Power Management Controller (PMC) User Interface	263
<b>30.</b>	<b>Parallel Input/Output Controller (PIO)</b>	<b>305</b>
30.1	Description	305
30.2	Embedded Characteristics	306
30.3	Block Diagram	307
30.4	Product Dependencies	308
30.5	Functional Description	309
30.6	Parallel Input/Output Controller (PIO) User Interface	328
<b>31.</b>	<b>External Bus Interface (EBI)</b>	<b>395</b>
31.1	Description	395
31.2	Embedded Characteristics	395
31.3	EBI Block Diagram	396
31.4	I/O Lines Description	397



31.5	Application Example	398
<b>32.</b>	<b>SDRAM Controller (SDRAMC)</b>	<b>402</b>
32.1	Description	402
32.2	Embedded Characteristics	402
32.3	Signal Description	403
32.4	Software Interface/SDRAM Organization, Address Mapping	404
32.5	Product Dependencies	405
32.6	Functional Description	409
32.7	SDRAM Controller (SDRAMC) User Interface	416
<b>33.</b>	<b>Static Memory Controller (SMC)</b>	<b>432</b>
33.1	Description	432
33.2	<b>Embedded Characteristics</b>	<b>432</b>
33.3	I/O Lines Description	433
33.4	Product Dependencies	433
33.5	Multiplexed Signals	435
33.6	External Memory Mapping	436
33.7	Connection to External Devices	437
33.8	Application Example	441
33.9	Standard Read and Write Protocols	443
33.10	Scrambling/Unscrambling Function	452
33.11	Automatic Wait States	453
33.12	Data Float Wait States	457
33.13	External Wait	462
33.14	Slow Clock Mode	468
33.15	Asynchronous Page Mode	470
33.16	Static Memory Controller (SMC) User Interface	473
<b>34.</b>	<b>DMA Controller (XDMAC)</b>	<b>484</b>
34.1	Description	484
34.2	Embedded Characteristics	484
34.3	DMA Controller Peripheral Connections	485
34.4	Block Diagram	487
34.5	Functional Description	488
34.6	Linked List Descriptor Operation	493
34.7	XDMAC Maintenance Software Operations	495
34.8	XDMAC Software Requirements	496
34.9	Extensible DMA Controller (XDMAC) User Interface	497
<b>35.</b>	<b>Image Sensor Interface (ISI)</b>	<b>531</b>
35.1	Description	531
35.2	Embedded Characteristics	532
35.3	Block Diagram	532
35.4	Product Dependencies	533
35.5	Functional Description	534
35.6	Image Sensor Interface (ISI) User Interface	544
<b>36.</b>	<b>USB High-Speed Interface (USBHS)</b>	<b>576</b>
36.1	Description	576
36.2	Embedded Characteristics	577
36.3	Block Diagram	577

36.4	Product Dependencies	578
36.5	Functional Description	579
36.6	USB High-Speed (USBHS) User Interface	604
<b>37.</b>	<b>Ethernet MAC (GMAC)</b>	<b>710</b>
37.1	Description	710
37.2	Embedded Characteristics	710
37.3	Block Diagram	711
37.4	Signal Interfaces	712
37.5	Product Dependencies	712
37.6	Functional Description	714
37.7	Programming Interface	741
37.8	Ethernet MAC (GMAC) User Interface	745
<b>38.</b>	<b>High Speed Multimedia Card Interface (HSMCI)</b>	<b>879</b>
38.1	Description	879
38.2	Embedded Characteristics	879
38.3	Block Diagram	880
38.4	Application Block Diagram	881
38.5	Pin Name List	881
38.6	Product Dependencies	882
38.7	Bus Topology	882
38.8	High Speed MultiMedia Card Operations	885
38.9	SD/SDIO Card Operation	893
38.10	CE-ATA Operation	894
38.11	HSMCI Boot Operation Mode	895
38.12	HSMCI Transfer Done Timings	895
38.13	Register Write Protection	897
38.14	High Speed MultiMedia Card Interface (HSMCI) User Interface	898
<b>39.</b>	<b>Quad SPI Interface (QSPI)</b>	<b>926</b>
39.1	Description	926
39.2	Embedded Characteristics	926
39.3	Block Diagram	927
39.4	Signal Description	927
39.5	Product Dependencies	928
39.6	Functional Description	929
39.7	Quad SPI Interface (QSPI) User Interface	948
<b>40.</b>	<b>Serial Peripheral Interface (SPI)</b>	<b>968</b>
40.1	Description	968
40.2	Embedded Characteristics	969
40.3	Block Diagram	969
40.4	Application Block Diagram	970
40.5	Signal Description	970
40.6	Product Dependencies	971
40.7	Functional Description	972
40.8	Serial Peripheral Interface (SPI) User Interface	984
<b>41.</b>	<b>Two-wire Interface (TWIHS)</b>	<b>1000</b>
41.1	Description	1000
41.2	Embedded Characteristics	1000

41.3	List of Abbreviations	1001
41.4	Block Diagram	1001
41.5	Product Dependencies	1002
41.6	Functional Description	1003
41.7	Two-wire Interface High Speed (TWIHS) User Interface	1043
<b>42.</b>	<b>Synchronous Serial Controller (SSC)</b>	<b>1066</b>
42.1	Description	1066
42.2	<b>Embedded Characteristics</b>	<b>1067</b>
42.3	Block Diagram	1067
42.4	Application Block Diagram	1067
42.5	SSC Application Examples	1068
42.6	Pin Name List	1069
42.7	Product Dependencies	1070
42.8	Functional Description	1071
42.9	Synchronous Serial Controller (SSC) User Interface	1083
<b>43.</b>	<b>Universal Synchronous Asynchronous Receiver Transceiver (USART)</b>	<b>1110</b>
43.1	Description	1110
43.2	Embedded Characteristics	1110
43.3	Block Diagram	1112
43.4	I/O Lines Description	1112
43.5	Product Dependencies	1113
43.6	Functional Description	1115
43.7	Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface	1168
<b>44.</b>	<b>Universal Asynchronous Receiver Transmitter (UART)</b>	<b>1227</b>
44.1	Description	1227
44.2	Embedded Characteristics	1227
44.3	Block Diagram	1227
44.4	Product Dependencies	1228
44.5	Functional Description	1229
44.6	Universal Asynchronous Receiver Transmitter (UART) User Interface	1239
<b>45.</b>	<b>Controller Area Network (MCAN)</b>	<b>1252</b>
45.1	Description	1252
45.2	Embedded Characteristics	1252
45.3	Block Diagram	1253
45.4	Product Dependencies	1253
45.5	Functional Description	1255
45.6	Controller Area Network (MCAN) User Interface	1285
<b>46.</b>	<b>Timer Counter (TC)</b>	<b>1341</b>
46.1	Description	1341
46.2	Embedded Characteristics	1341
46.3	Block Diagram	1342
46.4	Pin Name List	1343
46.5	Product Dependencies	1344
46.6	Functional Description	1346
46.7	Timer Counter (TC) User Interface	1368
<b>47.</b>	<b>Pulse Width Modulation Controller (PWM)</b>	<b>1401</b>

47.1	Description	1401
47.2	Embedded Characteristics	1402
47.3	Block Diagram	1403
47.4	I/O Lines Description	1404
47.5	Product Dependencies	1404
47.6	Functional Description	1408
47.7	Pulse Width Modulation Controller (PWM) User Interface	1449
<b>48.</b>	<b>Analog Front-End Controller (AFEC)</b>	<b>1505</b>
48.1	Description	1505
48.2	Embedded Characteristics	1506
48.3	Block Diagram	1507
48.4	Signal Description	1507
48.5	Product Dependencies	1508
48.6	Functional Description	1510
48.7	Analog Front-End Controller (AFEC) User Interface	1527
<b>49.</b>	<b>Digital-to-Analog Converter (DACC)</b>	<b>1560</b>
49.1	Description	1560
49.2	Embedded Characteristics	1560
49.3	Block Diagram	1561
49.4	Signal Description	1561
49.5	Product Dependencies	1562
49.6	Functional Description	1563
49.7	Digital-to-Analog Converter (DACC) User Interface	1569
<b>50.</b>	<b>Analog Comparator Controller (ACC)</b>	<b>1584</b>
50.1	Description	1584
50.2	Embedded Characteristics	1584
50.3	Block Diagram	1585
50.4	Signal Description	1585
50.5	Product Dependencies	1586
50.6	Functional Description	1587
50.7	Analog Comparator Controller (ACC) User Interface	1588
<b>51.</b>	<b>Integrity Check Monitor (ICM)</b>	<b>1599</b>
51.1	Description	1599
51.2	Embedded Characteristics	1600
51.3	Block Diagram	1600
51.4	Product Dependencies	1601
51.5	Functional Description	1602
51.6	Integrity Check Monitor (ICM) User Interface	1615
<b>52.</b>	<b>True Random Number Generator (TRNG)</b>	<b>1629</b>
52.1	Description	1629
52.2	Embedded Characteristics	1629
52.3	Block Diagram	1629
52.4	Product Dependencies	1630
52.5	Functional Description	1630
52.6	True Random Number Generator (TRNG) User Interface	1631
<b>53.</b>	<b>Advanced Encryption Standard (AES)</b>	<b>1638</b>

53.1	Description	1638
53.2	Embedded Characteristics	1638
53.3	Product Dependencies	1639
53.4	Functional Description	1640
53.5	Advanced Encryption Standard (AES) User Interface	1652
<b>54.</b>	<b>Electrical Characteristics</b>	<b>1671</b>
54.1	Absolute Maximum Ratings	1671
54.2	DC Characteristics	1671
54.3	Power Consumption	1679
54.4	Oscillator Characteristics	1688
54.5	PLLA Characteristics	1693
54.6	PLLUSB Characteristics	1693
54.7	USB Transceiver Characteristics	1694
54.8	AFE Characteristics	1695
54.9	Analog Comparator Characteristics	1708
54.10	Temperature Sensor	1708
54.11	12-bit DAC Characteristics	1709
54.12	Timings for Worst-Case Conditions	1713
54.13	Timings for STH Conditions	1740
<b>55.</b>	<b>Mechanical Characteristics</b>	<b>1767</b>
55.1	144-pin LQFP Package	1767
55.2	144-ball LFBGA Package	1768
55.3	100-pin LQFP Package	1769
55.4	100-ball TFBGA Package	1770
55.5	64-pin LQFP Package	1771
55.6	Soldering Profile	1772
55.7	Packaging Resources	1772
<b>56.</b>	<b>Marking</b>	<b>1773</b>
<b>57.</b>	<b>Ordering Information</b>	<b>1774</b>
<b>58.</b>	<b>Revision History</b>	<b>1775</b>
	<b>Table of Contents</b>	<b>i</b>



Atmel | Enabling Unlimited Possibilities®



Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 | [www.atmel.com](http://www.atmel.com)

© 2015 Atmel Corporation. / Rev.: Atmel-11297B-ATARM-SAM E70-Preliminary Datasheet\_24-Feb-15.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Windows® is a registered trademark of Microsoft Corporation in U.S. and/or other countries. Other terms and product names may be trademarks of others.

**DISCLAIMER:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

**SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER:** Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.